Microarchitecture

Results: 310



#Item
151Computing / Pointer / Garbage collection / Classic RISC pipeline / Microarchitecture / Processor register / CPU cache / Instruction set / Memory barrier / Computer hardware / Computer architecture / Central processing unit

Prof. Dr.-Ing. Dr. h. c. mult. P. J. Kühn Prof. Dr.-Ing. Dr. h. c. mult. P. J. Kühn International Symposium on Memory Management June 10–11, 2006 Ottawa, Canada

Add to Reading List

Source URL: www.cs.technion.ac.il

Language: English - Date: 2010-02-20 10:44:16
152Central processing unit / Microprocessors / Josep Torrellas / Speculative execution / Debugging / Microarchitecture / Kernel / Computer program / Compiler / Computing / Computer architecture / Computer hardware

Prototyping Architectural Support for Program Rollback: An Application to Software Debugging Radu Teodorescu and Josep Torrellas University of Illinois at Urbana-Champaign Several recently-proposed architectural techniqu

Add to Reading List

Source URL: iacoma.cs.uiuc.edu

Language: English - Date: 2005-03-04 16:59:35
153Central processing unit / Parallel computing / Classes of computers / Microprocessors / Superscalar / Microarchitecture / Speculative multithreading / SPECint / Coprocessor / Computing / Computer hardware / Computer architecture

Tasking with Out-of-Order Spawn in TLS Chip Multiprocessors: Microarchitecture and Compilation∗ Jose Renau† James Tuck Wei Liu Luis Ceze Karin Strauss Josep Torrellas † Dept. of Computer Engineering, University of

Add to Reading List

Source URL: iacoma.cs.uiuc.edu

Language: English - Date: 2005-09-06 12:30:36
154Central processing unit / Computer memory / Runahead / Cache / CPU cache / Branch predictor / Microarchitecture / Memory hierarchy / Speculative execution / Computer architecture / Computer hardware / Computer engineering

CAVA: Using Checkpoint-Assisted Value Prediction to Hide L2 Misses LUIS CEZE, KARIN STRAUSS, JAMES TUCK, and JOSEP TORRELLAS University of Illinois at Urbana–Champaign and JOSE RENAU

Add to Reading List

Source URL: iacoma.cs.uiuc.edu

Language: English - Date: 2010-12-27 00:10:17
155Central processing unit / Parallel computing / Digital signal processing / Acronyms / SIMD / Microarchitecture / Instruction set / 128-bit / 64-bit / Computer architecture / Computing / Computer hardware

Microsoft PowerPoint - 23_wilson [Read-Only]

Add to Reading List

Source URL: www.hotchips.org

Language: English - Date: 2013-07-27 23:40:41
156Computer architecture / Central processing unit / CPU cache / Cache / Parallel computing / C dynamic memory allocation / Microarchitecture / Advanced Micro Devices / Transactional memory / Computer hardware / Computer memory / Computing

BulkSC: Bulk Enforcement of Sequential Consistency

Add to Reading List

Source URL: iacoma.cs.uiuc.edu

Language: English - Date: 2007-04-07 18:09:31
157Central processing unit / Microprocessors / Computer memory / CPU cache / Cache / Runahead / Multi-core processor / Microarchitecture / Memory-level parallelism / Computer hardware / Computer architecture / Computing

Scalable Cache Miss Handling for High Memory-Level Parallelism

Add to Reading List

Source URL: iacoma.cs.uiuc.edu

Language: English - Date: 2006-10-02 23:12:53
158Computer engineering / Instruction set / Microarchitecture / CPU cache / Program counter / MIPS architecture / Central processing unit / Computer hardware / Computer architecture

Microsoft PowerPoint - HC18.720.S7T2.A Novel Processor Architecture for High-Performance Stream Processing.ppt

Add to Reading List

Source URL: www.hotchips.org

Language: English - Date: 2013-07-27 23:56:09
159Parallel computing / Classes of computers / Central processing unit / Superscalar / Branch predictor / Reduced instruction set computing / Instruction set / Very long instruction word / Microarchitecture / Computer architecture / Computing / Computer hardware

Energy-Efficient Hybrid Wakeup Logic Michael Huang, Jose Renau, and Josep Torrellas Department of Computer Science University of Illinois at Urbana-Champaign http://iacoma.cs.uiuc.edu ABSTRACT

Add to Reading List

Source URL: iacoma.cs.uiuc.edu

Language: English - Date: 2002-07-31 19:49:18
160Central processing unit / Instruction set architectures / Alpha 21064 / DEC Alpha / Microarchitecture / Instruction pipeline / Instruction set / CPU cache / VAX / Computer architecture / Computer hardware / Computer engineering

Alpha[removed]and Alpha 21066A Microprocessors Data Sheet Order Number: EC–QC4HB–TE Revision/Update Information:

Add to Reading List

Source URL: download.majix.org

Language: English - Date: 2013-01-10 05:04:38
UPDATE