Multi-core processor

Results: 1324



#Item
1Texas Instruments Multi-core Processor with RapidIO RapidIO Trade Association 4Q13  TI Confidential – NDA Restrictions

Texas Instruments Multi-core Processor with RapidIO RapidIO Trade Association 4Q13 TI Confidential – NDA Restrictions

Add to Reading List

Source URL: www.rapidio.org

Language: English - Date: 2014-03-25 22:51:21
    2Evaluating the SEE sensitivity of a 45nm SOI Multi-core Processor due to 14 MeV Neutrons Pabo Ramos, Vanessa Vargas, M. Baylac, F. Villa, S. Rey, Juan Antonio Clemente, Nacer-Eddine Zergainoh, Jean-Fran¸cois M´ehaut, R

    Evaluating the SEE sensitivity of a 45nm SOI Multi-core Processor due to 14 MeV Neutrons Pabo Ramos, Vanessa Vargas, M. Baylac, F. Villa, S. Rey, Juan Antonio Clemente, Nacer-Eddine Zergainoh, Jean-Fran¸cois M´ehaut, R

    Add to Reading List

    Source URL: hal.archives-ouvertes.fr

    - Date: 2016-12-24 04:27:06
      3Task-parallel versus data-parallel library-based programming in multicore systems Diego Andrade, Basilio B. Fraguela University of A Coru˜na, Spain {dcanosa,basilio}@udc.es

      Task-parallel versus data-parallel library-based programming in multicore systems Diego Andrade, Basilio B. Fraguela University of A Coru˜na, Spain {dcanosa,basilio}@udc.es

      Add to Reading List

      Source URL: www.des.udc.es

      Language: English - Date: 2009-02-18 05:56:48
      4CECS CENTER FOR EMBEDDED & CYBER-PHYSICAL SYSTEMS CECS Seminar Series Present

      CECS CENTER FOR EMBEDDED & CYBER-PHYSICAL SYSTEMS CECS Seminar Series Present

      Add to Reading List

      Source URL: cecs.uci.edu

      Language: English - Date: 2016-07-01 14:54:04
      5Roofline Model Toolkit: A Practical Tool for Architectural and Program Analysis Yu Jung Lo, Samuel Williams, Brian Van Straalen, Terry J. Ligocki, Matthew J. Cordery, Nicholas J. Wright, Mary W. Hall, and Leonid Oliker U

      Roofline Model Toolkit: A Practical Tool for Architectural and Program Analysis Yu Jung Lo, Samuel Williams, Brian Van Straalen, Terry J. Ligocki, Matthew J. Cordery, Nicholas J. Wright, Mary W. Hall, and Leonid Oliker U

      Add to Reading List

      Source URL: www.dcs.warwick.ac.uk

      Language: English - Date: 2014-11-13 12:51:32
      6Programmazione di sistemi multicore A.ALECTURE 5  IRENE FINOCCHI

      Programmazione di sistemi multicore A.ALECTURE 5 IRENE FINOCCHI

      Add to Reading List

      Source URL: twiki.di.uniroma1.it

      Language: English - Date: 2015-10-10 09:35:21
      7uto�t�hcomms�s_build�rce_checkouts�p_build_AppsNotes0.0.0�0424_highlevel_considerations_power_management_biglittle�phics�tiple_cluster.svg

      utothcommss_buildrce_checkoutsp_build_AppsNotes0.0.00424_highlevel_considerations_power_management_biglittlephicstiple_cluster.svg

      Add to Reading List

      Source URL: community.arm.com

      Language: English - Date: 2016-07-30 03:26:22
      8Programming for Future 3D Architectures with Manycore  Introduction The shift from Systems-on-Chip (SoC) to manycore architectures brings new hardware and software challenges ranging from seamless integration of processo

      Programming for Future 3D Architectures with Manycore Introduction The shift from Systems-on-Chip (SoC) to manycore architectures brings new hardware and software challenges ranging from seamless integration of processo

      Add to Reading List

      Source URL: www.pro3d.eu

      Language: English - Date: 2011-06-27 05:55:03
      91  Underdesigned and Opportunistic Computing in Presence of Hardware Variability Puneet Gupta1 , Member, IEEE, Yuvraj Agarwal2 , Member, IEEE, Lara Dolecek1 , Member, IEEE, Nikil Dutt6 , Fellow, IEEE, Rajesh K. Gupta2 ,

      1 Underdesigned and Opportunistic Computing in Presence of Hardware Variability Puneet Gupta1 , Member, IEEE, Yuvraj Agarwal2 , Member, IEEE, Lara Dolecek1 , Member, IEEE, Nikil Dutt6 , Fellow, IEEE, Rajesh K. Gupta2 ,

      Add to Reading List

      Source URL: mesl.ucsd.edu

      Language: English - Date: 2012-09-17 19:39:16
      10Memory-Efficient Optimization of Gyrokinetic Particle-to-Grid Interpolation for Multicore Processors Kamesh Madduri† , Samuel Williams† , Stéphane Ethier‡ , Leonid Oliker† John Shalf† , Erich Strohmaier† , K

      Memory-Efficient Optimization of Gyrokinetic Particle-to-Grid Interpolation for Multicore Processors Kamesh Madduri† , Samuel Williams† , Stéphane Ethier‡ , Leonid Oliker† John Shalf† , Erich Strohmaier† , K

      Add to Reading List

      Source URL: crd.lbl.gov

      Language: English - Date: 2012-09-06 23:44:04