Memory barrier

Results: 152



#Item
1Understanding POWER Multiprocessors Susmit Sarkar1 1 Peter Sewell1

Understanding POWER Multiprocessors Susmit Sarkar1 1 Peter Sewell1

Add to Reading List

Source URL: www0.cs.ucl.ac.uk

Language: English
2University of London Imperial College London of Science, Technology and Medicine Department of Computing Soft Real-time Garbage Collection for Dynamic Dispatch Languages

University of London Imperial College London of Science, Technology and Medicine Department of Computing Soft Real-time Garbage Collection for Dynamic Dispatch Languages

Add to Reading List

Source URL: www.doc.ic.ac.uk

Language: English - Date: 2011-03-11 01:14:17
3The Semantics of x86-CC Multiprocessor Machine Code Susmit Sarkar1 Scott Owens1 Tom Ridge1

The Semantics of x86-CC Multiprocessor Machine Code Susmit Sarkar1 Scott Owens1 Tom Ridge1

Add to Reading List

Source URL: www0.cs.ucl.ac.uk

Language: English - Date: 2012-09-10 07:41:01
4Review of last lecture  Architecture case studies  Memory performance is often the bottleneck  Parallelism grows with compute performance

Review of last lecture  Architecture case studies  Memory performance is often the bottleneck  Parallelism grows with compute performance

Add to Reading List

Source URL: spcl.inf.ethz.ch

Language: English - Date: 2014-10-12 15:57:01
5Partial Orders for Efficient Bounded Model Checking of Concurrent Software? Jade Alglave1 , Daniel Kroening2 , and Michael Tautschnig3 1  3

Partial Orders for Efficient Bounded Model Checking of Concurrent Software? Jade Alglave1 , Daniel Kroening2 , and Michael Tautschnig3 1 3

Add to Reading List

Source URL: www0.cs.ucl.ac.uk

Language: English
6Geomatica 2016 System Specifications  Operating Systems The following operating systems are supported: Operating System Type

Geomatica 2016 System Specifications Operating Systems The following operating systems are supported: Operating System Type

Add to Reading List

Source URL: www.pcigeomatics.com

Language: English - Date: 2016-03-29 17:29:23
7BREAKING THE 2 GIGA ACCESS BARRIER: Overcoming Limited I/O Pin Counts

BREAKING THE 2 GIGA ACCESS BARRIER: Overcoming Limited I/O Pin Counts

Add to Reading List

Source URL: www.steinwrites.com

Language: English - Date: 2010-07-20 21:33:13
8The Semantics of Power and ARM Multiprocessor Machine Code Jade Alglave2 Anthony Fox1 Samin Ishtiaq3 Magnus O. Myreen1

The Semantics of Power and ARM Multiprocessor Machine Code Jade Alglave2 Anthony Fox1 Samin Ishtiaq3 Magnus O. Myreen1

Add to Reading List

Source URL: www0.cs.ucl.ac.uk

Language: English - Date: 2012-09-10 07:41:00
9Hierarchical Parallelism in a Partitioned Address Space Model

Hierarchical Parallelism in a Partitioned Address Space Model

Add to Reading List

Source URL: www.cs.cmu.edu

Language: English - Date: 2012-07-27 09:37:34
10Fences in Weak Memory Models Jade Alglave1 , Luc Maranget1 , Susmit Sarkar2 , and Peter Sewell2 1 INRIA

Fences in Weak Memory Models Jade Alglave1 , Luc Maranget1 , Susmit Sarkar2 , and Peter Sewell2 1 INRIA

Add to Reading List

Source URL: www0.cs.ucl.ac.uk

Language: English - Date: 2012-09-10 07:41:00