Runahead - PDFSEARCH.IO - Document Search Engine

Runahead
Results: 10

#	Item
1	Are we ready for high-MLP? Luis Ceze, James Tuck, Josep Torrellas PHJVTH NYV\W Luis Ceze Add to Reading List Source URL: iacoma.cs.uiuc.edu Language: English - Date: 2010-12-24 12:53:33 Runahead Cache
2	Scalable   Cache Miss Handling   For High MLP James Tuck, Luis Ceze, and Josep Torrellas University of Illinois at Urbana-Champaign http://iacoma.cs.uiuc.edu Add to Reading List Source URL: iacoma.cs.uiuc.edu Language: English - Date: 2011-01-01 23:58:17 Computer engineering Computer memory Microprocessors CPU cache Cache Memory-level parallelism Runahead Intel Core Microarchitecture Computer architecture Computer hardware Central processing unit
3	CAVA: Hiding L2 Misses with Checkpoint-Assisted Value Prediction Luis Ceze, Karin Strauss, James Tuck, Jose Renau† and Josep Torrellas University of Illinois at Urbana-Champaign {luisceze, kstrauss, jtuck, torrellas}@c Add to Reading List Source URL: iacoma.cs.uiuc.edu Language: English - Date: 2004-12-21 00:54:20 Central processing unit Runahead CPU cache Microprocessors Branch predictor Memory-level parallelism Microarchitecture Instruction window Hardware scout Computer architecture Computer hardware Computer engineering
4	SWICH: A PROTOTYPE FOR EFFICIENT CACHE-LEVEL CHECKPOINTING AND ROLLBACK EXISTING CACHE-LEVEL CHECKPOINTING SCHEMES DO NOT CONTINUOUSLY SUPPORT A LARGE ROLLBACK WINDOW. IMMEDIATELY AFTER A CHECKPOINT, THE NUMBER OF INSTRU Add to Reading List Source URL: iacoma.cs.uiuc.edu Language: English - Date: 2007-05-03 11:36:50 Computer memory Computer engineering Cache Application checkpointing CPU cache Microarchitecture SPARC64 Memory hierarchy Runahead Computer hardware Computer architecture Central processing unit
5	CAVA: Using Checkpoint-Assisted Value Prediction to Hide L2 Misses LUIS CEZE, KARIN STRAUSS, JAMES TUCK, and JOSEP TORRELLAS University of Illinois at Urbana–Champaign and JOSE RENAU Add to Reading List Source URL: iacoma.cs.uiuc.edu Language: English - Date: 2010-12-27 00:10:17 Central processing unit Computer memory Runahead Cache CPU cache Branch predictor Microarchitecture Memory hierarchy Speculative execution Computer architecture Computer hardware Computer engineering
6	Scalable Cache Miss Handling for High Memory-Level Parallelism Add to Reading List Source URL: iacoma.cs.uiuc.edu Language: English - Date: 2006-10-02 23:12:53 Central processing unit Microprocessors Computer memory CPU cache Cache Runahead Multi-core processor Microarchitecture Memory-level parallelism Computer hardware Computer architecture Computing
7	Are We Ready for High Memory-Level Parallelism? Luis Ceze, James Tuck and Josep Torrellas Department of Computer Science University of Illinois at Urbana-Champaign Email: {luisceze,jtuck,torrella}@cs.uiuc.edu Add to Reading List Source URL: iacoma.cs.uiuc.edu Language: English - Date: 2006-02-06 00:34:38 Central processing unit Computer memory Cache CPU cache Runahead Microprocessors Memory-level parallelism Microarchitecture AMD 10h Computer architecture Computer hardware Computer engineering
8	18-447: Computer Architecture Lecture 28: Runahead Execution Prof. Onur Mutlu Carnegie Mellon University Spring 2013, [removed] Add to Reading List Source URL: www.ece.cmu.edu Language: English - Date: 2013-04-14 20:33:03 Central processing unit Scheduling algorithms Runahead Scheduling CPU cache Thread C dynamic memory allocation Hardware scout Computing Computer architecture Computer hardware
9	059-computer-Florea[removed] Add to Reading List Source URL: webspace.ulbsibiu.ro Language: English - Date: 2007-12-05 00:43:29 Central processing unit Computer memory Runahead CPU cache Microarchitecture Memory-level parallelism Parallel computing Branch predictor Instruction set Computer architecture Computer hardware Computer engineering
10	PDF Document Add to Reading List Source URL: users.elis.ugent.be Language: English - Date: 2010-06-28 07:19:43 Central processing unit Threads Microprocessors Memory-level parallelism Runahead Parallel computing Simultaneous multithreading Branch predictor Multithreading Computer architecture Computer hardware Computing

UPDATE