Synopsys - PDFSEARCH.IO - Document Search Engine

Synopsys
Results: 724

#	Item
361	Quarterly newsletter for verification engineers About This Issue Welcome to the Advanced Verification Bulletin! With every leap in design complexity, Add to Reading List Source URL: www.synopsys.com Language: English - Date: 2014-11-07 12:00:58 Logic design Functional verification Electronic design E Verification Logic simulation Integrated circuit design Semulation Hardware emulation Electronic engineering Digital electronics Hardware verification languages
362	PDF Document Add to Reading List Source URL: www.synopsys.com Language: Japanese - Date: 2015-02-17 05:16:31
363	Synopsys Synplify Support Add to Reading List Source URL: www.altera.com Language: English - Date: 2014-06-19 13:37:55 Electronic design Logic design Altera Quartus Logic synthesis Field-programmable gate array Altera VHDL Synopsys SystemVerilog Electronic engineering Electronic design automation Hardware description languages
364	White Paper Understanding DO-254 Compliance for the Verification of Airborne Digital Hardware October 2009 Add to Reading List Source URL: www.synopsys.com Language: English - Date: 2014-11-07 12:44:09 Integrated circuits Formal methods DO-254 Functional verification Logic simulation Electronic design automation Integrated circuit design Formal equivalence checking Synopsys Electronic engineering Electronics Electronic design
365	Customer Highlight CMOS が市場の大部分を占める一方、アナログ・テクノロジのシェアは 1 割る PCell（パラメータ化セル）があります。複合トランジスタ、複合ドライ Add to Reading List Source URL: www.synopsys.com Language: Japanese - Date: 2015-02-17 05:16:31
366	新思科技教育訓練中心 Add to Reading List Source URL: www.synopsys.com Language: English - Date: 2014-11-18 17:15:20 Ang Ui-jin PTT Bulletin Board System
367	White Paper A Methodology for a DO-254 Compliant Verification Flow Using Verification Planner June 2014 Add to Reading List Source URL: www.synopsys.com Language: English - Date: 2014-11-07 12:44:10 Validity Technology Software testing Electronics Embedded systems Functional verification Verification and validation Test plan Verification Electronic engineering Systems engineering Pharmaceutical industry
368	Synopsys Sign In Registration Help Document Synopsys Sign In サイト登録ヘルプ新規登録のお客様向けQ&A 何故、登録が必要なのですか？当サイトのコンテンツはシノプシス・ツー Add to Reading List Source URL: solvnet.synopsys.com Language: Japanese - Date: 2014-06-06 14:38:17
369	White Paper Accelerating 20nm Double Patterning Verification with IC Validator Author Add to Reading List Source URL: www.synopsys.com Language: English - Date: 2014-11-07 14:28:20 Design closure Signoff Multiple patterning Physical design Dermatopontin Standard cell DPT vaccine Validator Application-specific integrated circuit Electronic engineering Electronic design automation Design rule checking
370	White Paper Static Timing Verification of Custom Blocks Using Synopsys’ NanoTime Tool ® Add to Reading List Source URL: www.synopsys.com Language: English - Date: 2014-11-07 14:32:49 Electronic design Logic design Static timing analysis Logic simulation Signal integrity Design closure Timing closure Synopsys Flip-flop Electronic engineering Digital electronics Electronic design automation

UPDATE