Superscalar - PDFSEARCH.IO - Document Search Engine

Superscalar
Results: 138

#	Item
11	Version 1.0 Concurrent/Parallel Processing David May: April 9, 2014 Introduction Add to Reading List Source URL: www.cs.bris.ac.uk Language: English - Date: 2014-04-09 06:19:05 Central processing unit Parallel computing Classes of computers Microprocessors CPU cache Superscalar Cell Instruction set Branch predictor Computer architecture Computing Computer hardware
12	EN164: Design of Computing Systems Lecture 24: Processor / ILP 5 Professor Sherief Reda http://scale.engin.brown.edu Electrical Sciences and Computer Engineering School of Engineering Add to Reading List Source URL: scale.engin.brown.edu Language: English - Date: 2014-03-23 13:26:59 X86 architecture Central processing unit Parallel computing X86 Pentium Pro Superscalar MOV Out-of-order execution P6 Computer architecture Computer engineering Computing
13	EN164: Design of Computing Systems Lecture 02: Computing Metrics (Performance) Professor Sherief Reda http://scale.engin.brown.edu Electrical Sciences and Computer Engineering School of Engineering Add to Reading List Source URL: scale.engin.brown.edu Language: English - Date: 2014-03-23 13:26:52 Electronic engineering Central processing unit Computer performance Microarchitecture Clock rate Classes of computers Cycles per instruction Superscalar Computer hardware Computer architecture Clock signal
14	EN164: Design of Computing Systems Lecture 22: Processor / ILP 3 Professor Sherief Reda http://scale.engin.brown.edu Electrical Sciences and Computer Engineering School of Engineering Add to Reading List Source URL: scale.engin.brown.edu Language: English - Date: 2014-03-23 13:27:00 Classes of computers Parallel computing Scoreboarding Hazard Tomasulo algorithm Central processing unit Superscalar Reduced instruction set computing Instruction set Computer architecture Computing Computer engineering
15	EN164: Design of Computing Systems Lecture 20: Processor / ILP 1 Professor Sherief Reda http://scale.engin.brown.edu Electrical Sciences and Computer Engineering School of Engineering Add to Reading List Source URL: scale.engin.brown.edu Language: English - Date: 2014-03-23 13:26:54 Parallel computing Classes of computers Central processing unit Superscalar Very long instruction word Hazard Instruction set Slot NOP Computer architecture Computing Computer engineering
16	Version 1.0 Concurrent/Parallel Processing David May: April 9, 2014 Introduction Add to Reading List Source URL: www.cs.bris.ac.uk Language: English - Date: 2014-04-09 06:19:05 Central processing unit Parallel computing Classes of computers Microprocessors CPU cache Superscalar Cell Instruction set Branch predictor Computer architecture Computing Computer hardware
17	A PROCESSOR ARCHITECTURE Mark R. Thistle Institute for DefenseAnalyses SupercomputingResearchCenter Lanham,Maryland 20706 Add to Reading List Source URL: www.cs.berkeley.edu Language: English - Date: 2003-06-11 14:31:52 Central processing unit Instruction set Microarchitecture Instruction cycle Addressing mode Parallel computing Superscalar Transport triggered architecture Computer architecture Computer engineering Computer hardware
18	Area and System Clock Effects on SMT/CMP Processors James Burns Intel Santa Clara, California Add to Reading List Source URL: research.ac.upc.edu Language: English - Date: 2002-03-20 08:48:03 Parallel computing Central processing unit Microprocessors Threads Simultaneous multithreading Multi-core processor Superscalar Multithreading Microarchitecture Computer architecture Computing Computer hardware
19	The University of Hertfordshire The Challenges facing Libraries and Imperative Languages from Massively Parallel Architectures Jason McGuiness Add to Reading List Source URL: accu.org Language: English - Date: 2008-04-14 03:49:41 Central processing unit Parallel computing Classes of computers Microprocessors Instruction-level parallelism Superscalar Very long instruction word CPU cache Instruction set Computer architecture Computing Computer hardware
20	Modeling Superscalar Processors via Statistical Simulation Sébastien Nussbaum James E. Smith Department of Electrical and Computer Engineering University of Wisconsin – Madison Add to Reading List Source URL: research.ac.upc.edu Language: English - Date: 2002-03-20 08:47:49

UPDATE