Transaction-level modeling - PDFSEARCH.IO - Document Search Engine

Transaction-level modeling
Results: 23

#	Item
1	An Environment for Dynamic Component Composition for Efficient Co-Design Add to Reading List Source URL: mesl.ucsd.edu Language: English - Date: 2009-06-15 02:26:14 Electronic engineering Electronic design automation Digital electronics SystemC Electronic system-level design and verification Embedded system Composability Transaction-level modeling VisualSim Architect
2	Informix Dynamic ServerFundamentals Exam 555 certification preparation, Part 1: IDS planning and installation Skill Level: Intermediate Jeffrey S. Bohm () Software Engineer Add to Reading List Source URL: www.iiug.org Language: English - Date: 2011-08-30 01:41:19 Software Computing Data management Relational database management systems Database management systems SQL Data modeling IBM Informix Database Column Online transaction processing Hierarchical and recursive queries in SQL
3	A concise guide to VMM Verification Methodology Version 1.2 VMM is available for free download at www.vmmcentral.org VMM Golden Reference Guide First Edition, January 2010 Copyright © 2010 by Doulos Ltd. All rights res Add to Reading List Source URL: vmmcentral.org Language: English - Date: 2010-03-04 18:39:33 Hardware verification languages Hardware description languages SystemVerilog Electronic design automation Logic design E Bus Functional Model Verilog Mentor Graphics Transaction-level modeling Reference Verification Methodology
4	High-level Analysis for Reconfiguration of a Fault Tolerant Mesh-based NoC Architecture Using Transaction Level Modeling Homa Alemzadeh1, Fatemeh Refan1, Paolo Prinetto2, Zainalabedin Navabi1 1 CAD Research Laboratory Add to Reading List Source URL: users.crhc.illinois.edu Language: English - Date: 2015-05-01 15:47:10 SystemC Transaction-level modeling Network switch Routing Fault-tolerant system Transmission Control Protocol Electronic engineering Electronic design automation Network On Chip
5	MY Yasin, C Koch-Hofer, Pascal Vivet, DJ Greaves . TLM Power 3.0 (CBG) User Manual Version: CBG 3.2 Alpha DRAFT MANUAL - UPDATED 1Q2015 - Rev f Add to Reading List Source URL: www.cl.cam.ac.uk Language: English - Date: 2015-03-17 05:41:06 SystemC Transaction-level modeling Orders of magnitude Audio power PW International Space Station Spaceflight Electronic engineering Power
6	Building a Loosely Timed SoC Model with OSCI TLM 2.0 A Case Study Using an Open Source ISS and Linux 2.6 Kernel Jeremy Bennett Add to Reading List Source URL: www.embecosm.com Language: English - Date: 2013-01-16 23:54:44 Transaction-level modeling Embedded microprocessors Joint Test Action Group OpenRISC Universal asynchronous receiver/transmitter Embedded system Coupling System on a chip Catapult C Electronic engineering Electronics SystemC
7	LusSy: an open Tool for the Analysis of Systems-on-aChip at the Transaction Level Matthieu Moy∗ , Florence Maraninchi* , Laurent Maillet-Contoz† Abstract. We describe a toolbox for the analysis of Systems-on-a-chip w Add to Reading List Source URL: www-verimag.imag.fr Language: English - Date: 2007-12-17 11:12:12 Electronic design automation SystemC Logic design Transaction-level modeling High-level synthesis VHDL Advanced Learning and Research Institute Verilog Catapult C Electronic engineering Hardware description languages Digital electronics
8	LusSy: A Toolbox for the Analysis of Systems-on-a-Chip at the Transactional Level M. Moy STMicroelectronics, Verimag Add to Reading List Source URL: www-verimag.imag.fr Language: English - Date: 2005-05-13 07:59:35 Hardware verification languages SystemC High-level synthesis Dataflow programming E SpecC Scheduling Catapult C Transaction-level modeling Electronic engineering Electronic design automation Hardware description languages
9	Formal Verification of SystemC Designs Using a Petri-Net Based Representation Daniel Karlsson, Petru Eles, Zebo Peng Department of Computer and Information Science, Linköpings universitet, Sweden {danka, petel, zebpe}@i Add to Reading List Source URL: www.ida.liu.se Language: English - Date: 2006-03-23 11:50:34 SystemC Models of computation Transaction-level modeling E Thread Petri net Electronic engineering Hardware verification languages Hardware description languages
10	Validation of Systems−on−a−Chip at the Transactional Level STMicroelectronics/UJF−VERIMAG Common Lab openTLM : a Minalogic project UJF−VERIMAG / Synchrone STMicroelectronics HPC / SPG Group Add to Reading List Source URL: www-verimag.imag.fr Language: English - Date: 2009-07-17 12:28:13 Logic design SystemC Logic simulation Transaction-level modeling Electronic engineering Digital electronics Electronic design automation

UPDATE