Multiprocessor

Results: 163



#Item
141Microprocessors / Instruction set architectures / Computer memory / MIPS Technologies / MIPS architecture / CPU cache / Multi-core processor / Cache / Loongson / Computer architecture / Computing / Computer hardware

MIPS32® 1004K™ Coherent Processing System (CPS) MIPS32 1004K™ ® multiprocessor IP

Add to Reading List

Source URL: www.imgtec.com

Language: English - Date: 2013-07-17 06:19:48
142Parallel computing / Scalable Coherent Interface / Supercomputers / Computer memory / Cache coherence / CPU cache / Cache / Linked list / Bus sniffing / Computing / Cache coherency / Concurrent computing

Appeared in the IEEE Transactions on Computers, July[removed]Performance Evaluation of the Slotted Ring Multiprocessor Luiz André Barroso and Michel Dubois Department of Electrical Engineering-Systems

Add to Reading List

Source URL: barroso.org

Language: English - Date: 2005-03-07 23:37:47
143IEEE standards / Reconfigurable computing / Field-programmable gate array / Hardware emulation / Futurebus / Emulator / Xilinx / CPU cache / SiliconBlue Technologies / Electronic engineering / Computer hardware / Electronics

Appeared in FPGA’95 The Design of RPM: An FPGA-based Multiprocessor Emulator Koray Öner, Luiz A. Barroso, Sasan Iman, Jaeheon Jeong, Krishnan Ramamurthy and Michel Dubois Department of Electrical Engineering - System

Add to Reading List

Source URL: barroso.org

Language: English - Date: 2005-03-07 23:35:27
144Integrated circuits / Electrical circuits / Electronic design automation / Network On Chip / Asynchronous system / Field-programmable gate array / Advanced Learning and Research Institute / Asynchronous circuit / Yakovlev / Electronic engineering / Electrical engineering / Electronics

November 2008 Next Generation of Interconnect Technology for Multiprocessor SoC (NEGUS) EP/C512812/1 A.Yakovlev (Principal Investigator), A. Bystrov, A. Koelmans, D.J. Kinniment, Newcastle University This three year proj

Add to Reading List

Source URL: www.staff.ncl.ac.uk

Language: English - Date: 2008-11-24 05:50:27
145Central processing unit / Computer memory / Concurrency control / Parallel computing / Memory barrier / Load-link/store-conditional / ARM architecture / Instruction set / ALGOL 68 / Computer architecture / Computing / Computer hardware

The Semantics of Power and ARM Multiprocessor Machine Code Jade Alglave2 Anthony Fox1 Samin Ishtiaq3 Magnus O. Myreen1

Add to Reading List

Source URL: www.cl.cam.ac.uk

Language: English - Date: 2008-11-14 13:08:57
146Computer memory / Assembly languages / Low-level programming language / MOV / X86 / Spinlock / Memory barrier / Memory ordering / Parallel computing / Computer architecture / Computing / X86 architecture

The Semantics of x86-CC Multiprocessor Machine Code Susmit Sarkar1 Scott Owens1 Tom Ridge1

Add to Reading List

Source URL: www.cl.cam.ac.uk

Language: English - Date: 2008-11-13 18:04:35
147Computer programming / Lock / Readers–writer lock / Deadlock / Spinlock / Atom / Mutual exclusion / Semaphore / Priority ceiling protocol / Concurrency control / Computing / Concurrency

Reader-Writer Synchronization for Shared-Memory Multiprocessor Real-Time Systems∗ Bj¨orn B. Brandenburg and James H. Anderson Department of Computer Science, University of North Carolina at Chapel Hill Abstract

Add to Reading List

Source URL: www.cs.unc.edu

Language: English - Date: 2009-04-20 12:18:41
148Computer hardware / Parallel computing / Classes of computers / Microcode / Instruction set / SIMD / Floating point / Computer architecture / Computing / Central processing unit

A Reconfigurable Multiprocessor Architecture... Page 1 A Reconfigurable Multiprocessor Architecture and its Arithmetic Performance

Add to Reading List

Source URL: kwiniec.0catch.com

Language: English - Date: 2001-12-16 00:05:46
149Computer engineering / Parallel computing / Central processing unit / Digital signal processing / SIMD / Microarchitecture / Floating point / Computer / Addition / Computing / Computer architecture / Computer arithmetic

August 5, 1994 To the Graduate School: This thesis entitled "A Reconfigurable Multiprocessor Architecture and its Arithmetic Performance" and written by Mr. Kenneth B. Winiecki, Jr. is presented to the Graduate School o

Add to Reading List

Source URL: kwiniec.0catch.com

Language: English - Date: 2001-12-16 00:05:46
150Classes of computers / SMP - Symmetric Multiprocessor System / Multiprocessor / Multiprocessing / Symmetric multiprocessing / Pluribus / Asymmetric multiprocessing / C.mmp / MOSIX / Concurrent computing / Parallel computing / Computing

An An notated Bibliography Multiprocessing: M. Satyanarayanan Carnegie-Mellon University,

Add to Reading List

Source URL: www.cs.cmu.edu

Language: English - Date: 2007-01-03 13:18:23
UPDATE