Low-density parity-check code

Results: 170



#Item
1INTERSECTED LOW-DENSITY PARITY-CHECK AND CONVOLUTIONAL CODES Edward A. Ratzer Cavendish Laboratory, University of Cambridge, Cambridge Key words to describe this work: Low-density parity-check (LDPC) codes, convolutional

INTERSECTED LOW-DENSITY PARITY-CHECK AND CONVOLUTIONAL CODES Edward A. Ratzer Cavendish Laboratory, University of Cambridge, Cambridge Key words to describe this work: Low-density parity-check (LDPC) codes, convolutional

Add to Reading List

Source URL: www.inference.phy.cam.ac.uk

Language: English - Date: 2003-03-06 10:25:56
2Low-density parity-check codes on Markov channels Edward A. Ratzer Cavendish Laboratory, Madingley Road, Cambridge CB3 0HE Phone: +Email:

Low-density parity-check codes on Markov channels Edward A. Ratzer Cavendish Laboratory, Madingley Road, Cambridge CB3 0HE Phone: +Email:

Add to Reading List

Source URL: www.inference.phy.cam.ac.uk

Language: English - Date: 2002-12-16 07:44:07
3ISIT 2003, Yokohama, Japan, June 29 – July 4, 2003  Sparse Data Blocks and Multi-User Channels Edward A. Ratzer Cavendish Laboratory, University of Cambridge Madingley Road, Cambridge CB3 0HE, UK

ISIT 2003, Yokohama, Japan, June 29 – July 4, 2003 Sparse Data Blocks and Multi-User Channels Edward A. Ratzer Cavendish Laboratory, University of Cambridge Madingley Road, Cambridge CB3 0HE, UK

Add to Reading List

Source URL: www.inference.phy.cam.ac.uk

Language: English - Date: 2003-06-05 10:39:01
4CHAPTER  38 Parallel LDPC Decoding

CHAPTER 38 Parallel LDPC Decoding

Add to Reading List

Source URL: www.inesc-id.pt

Language: English - Date: 2011-03-12 03:41:16
5Turning error-reducing quantum turbo codes into error-correcting codes Mamdouh Abbara (MEc), Iryna Andriyanova (ENSEA), Jean-Pierre Tillich (INRIA) QEC14 December the 17th, 2014

Turning error-reducing quantum turbo codes into error-correcting codes Mamdouh Abbara (MEc), Iryna Andriyanova (ENSEA), Jean-Pierre Tillich (INRIA) QEC14 December the 17th, 2014

Add to Reading List

Source URL: www.qec14.ethz.ch

Language: English - Date: 2014-12-19 09:02:11
6Sparse Data Blocks and Multi-User Channels Edward A. Ratzer Cavendish Laboratory, Madingley Road, Cambridge CB3 0HE, UK Phone: +Email:  October 25, 2002

Sparse Data Blocks and Multi-User Channels Edward A. Ratzer Cavendish Laboratory, Madingley Road, Cambridge CB3 0HE, UK Phone: +Email: October 25, 2002

Add to Reading List

Source URL: www.inference.phy.cam.ac.uk

Language: English - Date: 2003-03-05 13:32:57
7G. Falca˜o, V. Silva, L. Sousa and J. Marinho A novel, flexible and scalable parallel LDPC decoding approach for the WiMAX wireless broadband standard (IEEE 802.16e) in the multicore Cell broadband engine architecture

G. Falca˜o, V. Silva, L. Sousa and J. Marinho A novel, flexible and scalable parallel LDPC decoding approach for the WiMAX wireless broadband standard (IEEE 802.16e) in the multicore Cell broadband engine architecture

Add to Reading List

Source URL: www.inesc-id.pt

Language: English - Date: 2009-02-03 10:12:36
8highresRT_Logic-Kratos_Logo

highresRT_Logic-Kratos_Logo

Add to Reading List

Source URL: www.rtlogic.com

Language: English - Date: 2016-08-09 00:43:34
9IEEE TRANSACTIONS ON PARALLEL AND DISTRIBUTED SYSTEMS,  VOL. 22, NO. 2,

IEEE TRANSACTIONS ON PARALLEL AND DISTRIBUTED SYSTEMS, VOL. 22, NO. 2,

Add to Reading List

Source URL: www.inesc-id.pt

Language: English - Date: 2011-01-08 12:03:15
10Configurable M -factor VLSI DVB-S2 LDPC decoder architecture with optimized memory tiling design Gabriel Falcao∗1,2 , Marco Gomes1,2 , Vitor Silva1,2 , Leonel Sousa3,4 and Joao Cacheira2 1 Instituto

Configurable M -factor VLSI DVB-S2 LDPC decoder architecture with optimized memory tiling design Gabriel Falcao∗1,2 , Marco Gomes1,2 , Vitor Silva1,2 , Leonel Sousa3,4 and Joao Cacheira2 1 Instituto

Add to Reading List

Source URL: www.inesc-id.pt

Language: English - Date: 2012-03-09 10:48:10