Processor

Results: 6062



#Item
1Viterbi Accelerator for Embedded Processor Datapaths Muhammad Waqar Azhar, Magnus Själander, Hasan Ali, Akshay Vijayashekar, Tung Thanh Hoang, Kashan Khurshid Ansari, and Per Larsson-Edefors VLSI Research Group, Dept. o

Viterbi Accelerator for Embedded Processor Datapaths Muhammad Waqar Azhar, Magnus Själander, Hasan Ali, Akshay Vijayashekar, Tung Thanh Hoang, Kashan Khurshid Ansari, and Per Larsson-Edefors VLSI Research Group, Dept. o

Add to Reading List

Source URL: www.sjalander.com

Language: English - Date: 2012-05-31 04:43:15
    2Computing Routes and Delay Bounds for the Network-on-Chip of the Kalray MPPA2 Processor 4th Workshop on Network Calculus (WoNeCa-4) Marc Boyer (ONERA) Benoˆıt Dupont de Dinechin (Kalray) Amaury Graillat (Verimag, Karla

    Computing Routes and Delay Bounds for the Network-on-Chip of the Kalray MPPA2 Processor 4th Workshop on Network Calculus (WoNeCa-4) Marc Boyer (ONERA) Benoˆıt Dupont de Dinechin (Kalray) Amaury Graillat (Verimag, Karla

    Add to Reading List

    Source URL: disco.cs.uni-kl.de

    Language: English - Date: 2018-03-16 22:14:20
      3Texas Instruments Multi-core Processor with RapidIO RapidIO Trade Association 4Q13  TI Confidential – NDA Restrictions

      Texas Instruments Multi-core Processor with RapidIO RapidIO Trade Association 4Q13 TI Confidential – NDA Restrictions

      Add to Reading List

      Source URL: www.rapidio.org

      Language: English - Date: 2014-03-25 22:51:21
        4OREGON LIQUOR CONTROL COMMISSION  Supplemental Form: Processor Detailed Product Description Product Name:

        OREGON LIQUOR CONTROL COMMISSION Supplemental Form: Processor Detailed Product Description Product Name:

        Add to Reading List

        Source URL: www.oregon.gov

        Language: English - Date: 2018-03-05 14:35:08
          5Bt819A/817A/815A VideoStream™ Decoders Bt819A – Video Capture Processor for TV/VCR Analog Input  Distinguishing Features

          Bt819A/817A/815A VideoStream™ Decoders Bt819A – Video Capture Processor for TV/VCR Analog Input Distinguishing Features

          Add to Reading List

          Source URL: mjpeg.sourceforge.net

          Language: English - Date: 2003-05-10 12:07:38
            6Implementation of a Coarse-Grained Reconfigurable Media Processor for AVC Decoder B. Mei (), A. Kanstein (), B. De Sutter (), T. Vander Aa (), S. Dupo

            Implementation of a Coarse-Grained Reconfigurable Media Processor for AVC Decoder B. Mei (), A. Kanstein (), B. De Sutter (), T. Vander Aa (), S. Dupo

            Add to Reading List

            Source URL: users.elis.ugent.be

            Language: English - Date: 2009-07-09 10:01:29
              7OREGON LIQUOR CONTROL COMMISSION  Processor Premises Map Instructions There are several specific details that must be included on your boundary sketch and floor plan in order for it to be considered complete. If any of t

              OREGON LIQUOR CONTROL COMMISSION Processor Premises Map Instructions There are several specific details that must be included on your boundary sketch and floor plan in order for it to be considered complete. If any of t

              Add to Reading List

              Source URL: www.oregon.gov

              Language: English - Date: 2018-03-05 14:21:50
                8Lab 1 Warm-up : discovering the target machine, LEIA Objective • Be familiar with the LEIA 1 instruction set. • Understand how it executes on the LEIA processor with the help of a simulator.

                Lab 1 Warm-up : discovering the target machine, LEIA Objective • Be familiar with the LEIA 1 instruction set. • Understand how it executes on the LEIA processor with the help of a simulator.

                Add to Reading List

                Source URL: laure.gonnord.org

                Language: English - Date: 2017-09-13 15:30:23
                  9FallENIAC is assembled at the University of PennsylvaniaJohn McCarthy develops LISPJohn Backus and a team at IBM create FORTRANDigital releases the Programmed Data Processor 1, or PDP-1.

                  FallENIAC is assembled at the University of PennsylvaniaJohn McCarthy develops LISPJohn Backus and a team at IBM create FORTRANDigital releases the Programmed Data Processor 1, or PDP-1.

                  Add to Reading List

                  Source URL: ifmirror.russotto.net

                  Language: English - Date: 2002-08-21 11:07:55
                    10All of Bare Metal! Processor and memory architecture Peripherals: GPIO, timers, UART Assembly language and machine code From C to assembly language Function calls and stack frames

                    All of Bare Metal! Processor and memory architecture Peripherals: GPIO, timers, UART Assembly language and machine code From C to assembly language Function calls and stack frames

                    Add to Reading List

                    Source URL: cs107e.github.io

                    Language: English - Date: 2018-06-11 18:05:52