<--- Back to Details
| First Page | Document Content | |
|---|---|---|
 Date: 2011-01-20 16:09:23Logic design VHDL Bus Functional Model Field-programmable gate array E Application-specific integrated circuit IEEE standards Aldec IEEE Design Automation Standards Committee Electronic engineering Digital electronics Hardware description languages |
Add to Reading List |
Microsoft PowerPoint - synthworks | Microsoft Word - Aldec_HES-7_FebdocxDocID: 1swBS - View Document |
| Product Line High-Performance Simulator for Mixed Language Designs IEEE VHDL, SystemVerilog, Verilog-AMS, SystemC/C/C++ Verification EcosystemDocID: 1kDAH - View Document |
| CyberWorkBench® High-Level Synthesis and Verification by: SystemC High-Level Synthesis and VerificationDocID: 1amXJ - View Document |
| RTAX_DatasheetPP1_Rev2012.02DocID: 1acQY - View Document |
| HES-DVM™ HW/SW Validation Platform Hybrid Verification Platform HES-DVMTM is a Hybrid Verification and Validation Platform for Hardware and Software developers of SoC and ASIC designs up to 144M ASIC gates. UtilizingDocID: 1aarU - View Document |