Back to Results
First PageMeta Content
Hardware verification languages / Aldec / Logic design / Hardware emulation / Hardware description languages / Field-programmable gate array / Joint Test Action Group / Mentor Graphics / Application-specific integrated circuit / Electronic engineering / Electronic design automation / Digital electronics


HES-DVM™ HW/SW Validation Platform Hybrid Verification Platform HES-DVMTM is a Hybrid Verification and Validation Platform for Hardware and Software developers of SoC and ASIC designs up to 144M ASIC gates. Utilizing
Add to Reading List

Document Date: 2015-02-02 17:14:32

Open Document

File Size: 454,41 KB

Share Result on Facebook
UPDATE