Processor - PDFSEARCH.IO - Document Search Engine

Processor
Results: 6062

#	Item
341	Programmazione di sistemi multicore A.ALECTURE 12 IRENE FINOCCHI Add to Reading List Source URL: twiki.di.uniroma1.it Language: English - Date: 2015-11-09 05:52:39 Computing Concurrent computing Concurrency control Computer programming Parallel computing Edsger W. Dijkstra Thread Mutual exclusion Lock Synchronization Data parallelism Multi-core processor
342	A Comparison of Parallel Workstation Sonar Beamforming Implementations Gregory E. Allen Applied Research Laboratories The University of Texas at Austin Austin, TX Add to Reading List Source URL: gallen.bitbucket.org Language: English - Date: 2015-06-30 12:21:39 Parallel computing Computing Computer programming Beamforming Sensor array Message Passing Interface Data parallelism Computer cluster Multi-core processor Synthetic Aperture Ultrasound Discrete-time beamforming
343	Intel Architecture Software Developer’s Manual Volume 1: Basic Architecture Add to Reading List Source URL: www.cs.bu.edu Language: English - Date: 2005-03-23 22:57:42 Computer architecture Computing Computer engineering Central processing unit X86 instructions X86 architecture Parallel computing MMX Streaming SIMD Extensions SIMD Processor register Instruction set
344	DESRES/TRDesmond Performance on a Cluster of Multicore Processors Edmond Chow, 1 Charles A. Rendleman,1 Kevin J. Bowers,1 Ron O. Dror,1 Douglas H. Hughes,1 Justin Gullingsrud,1 Federico D. Sacerdoti,1 and Davi Add to Reading List Source URL: www.deshawresearch.com Language: English - Date: 2010-09-27 16:06:44 Computing Parallel computing Computational chemistry Molecular dynamics Molecular modelling Scientific modeling Benchmark Multi-core processor
345	web page plan _Front:25 Page 1 A guide to Planning your website w: pinsentdesign.com e: t: Add to Reading List Source URL: www.pinsentdesign.com Language: English - Date: 2014-05-11 16:25:53 Software Application software Mathematics education Stationery Worksheet Outline Web page Word processor Microsoft Word
346	Cadastre as pivotal key register in national and European eGovernement Martin Salzmann Cadastre, Land Registry and Mapping Add to Reading List Source URL: en.foldhivatal.hu Language: English - Date: 2011-06-14 14:16:30 Politics and technology Surveying Technology Computing Computer access control Central processing unit Real property law Public administration Cadastre Processor register Electronic authentication Land registration
347	Improving Memory Subsystem Performance using ViVA: Virtual Vector Architecture Joseph Gebis12 ,Leonid Oliker12 , John Shalf1 , Samuel Williams12 ,Katherine Yelick12 1 CRD/NERSC, Lawrence Berkeley National Laboratory Ber Add to Reading List Source URL: crd.lbl.gov Language: English - Date: 2012-09-06 23:57:27 Computing Computer engineering Computer architecture Parallel computing Central processing unit Cache Computer memory CPU cache Vector processor Memory access pattern Memory hierarchy Processor register
348	Which SAQ Do I Complete? • SAQ A – “card-not-present” merchant; the merchant never stores, processes, or transmits cardholder data, as this is completely outsourced to a third-party service provider; cardholder d Add to Reading List Source URL: 3fup3p2pb35f2iroyz2x2mre.wpengine.netdna-cdn.com Language: English - Date: 2016-04-01 11:27:42 E-commerce Economy Business Payment systems Merchant services Information privacy Payment Card Industry Data Security Standard Payment processor SAQ Rede S.A.
349	hcmp_html/hcmp_base/MMM_techenergy_f0.990000_key.eps Add to Reading List Source URL: www.ece.stonybrook.edu Language: English - Date: 2012-10-04 14:54:18 Computing Parallel computing Electronic engineering Computer engineering Reconfigurable computing Computer architecture Fabless semiconductor companies Integrated circuits Multi-core processor General-purpose computing on graphics processing units Xilinx Application-specific integrated circuit
350	Monitoring Performance and Power for Application Characterization with the Cache-aware Roofline Model Diogo Ant˜ao, Lu´ıs Tani¸ca, Aleksandar Ilic, Frederico Pratas, Pedro Tom´as, and Leonel Sousa INESC-ID / Institu Add to Reading List Source URL: www.inesc-id.pt Language: English - Date: 2015-03-03 11:08:46 Computer architecture Computing Computer engineering Concurrent computing Central processing unit Thread Scheduling Kernel Roofline model CPU cache Multi-core processor ARC

UPDATE