COM PUT ING PRACT ICES EPIC: Explicitly Parallel

First Page		Document Content
Date: 2006-02-14 18:13:49 Central processing unit Parallel computing Classes of computers Instruction set architectures Explicitly parallel instruction computing Instruction-level parallelism Very long instruction word Microarchitecture Superscalar Computer architecture Computing Computer hardware		COM PUT ING PRACT ICES EPIC: Explicitly Parallel Add to Reading List Source URL: www.ece.iupui.edu Download Document from Source Website File Size: 178,77 KB Share Document on Facebook

	Optimizing Software Data Prefetches with Rotating Registers Gautam Doshi Intel Corporation 2200, Mission College Blvd Santa Clara, CA 95052 DocID: 18TIq - View Document
	Code Reordering and Speculation Support for Dynamic Optimization Systems Erik M. Nystrom, Ronald D. Barnes, Matthew C. Merten, Wen-mei W. Hwu Center for Reliable and High-Performance Computing University of Illinois Urba DocID: 18Hcl - View Document
	Optimizing and Reverse Engineering Itanium Binaries Noah Snavely EPIC (Explicitly Parallel Instruction Computing) architectures, such as the Intel IA-64 (Itanium), address common DocID: 13ExS - View Document
	SUN Microsystems Seminar December 18, 1998 EPIC Architectures and Compiler Technology DocID: 11wdr - View Document
	A Brief Analysis of the SPEC CPU2000 Benchmarks on the Intel® Itanium® 2 Processor James McCormick, HP Allan Knies, Intel All trademarks are the property of their respective owners DocID: 11tGm - View Document