Multithreading

Results: 206



#Item
101Computing / Microprocessors / Threads / Parallel computing / CPU cache / Computer memory / Multithreading / Microarchitecture / Threading / Computer hardware / Computer architecture / Central processing unit

Bulk Disambiguation of Speculative Threads in Multiprocessors∗ Luis Ceze, James Tuck, C˘alin Cas¸caval† and Josep Torrellas University of Illinois at Urbana-Champaign {luisceze, jtuck, torrellas}@cs.uiuc.edu http:/

Add to Reading List

Source URL: iacoma.cs.uiuc.edu

Language: English - Date: 2006-04-04 17:00:54
102Parallel computing / Central processing unit / Microprocessors / Threads / Simultaneous multithreading / Superscalar / Multithreading / Microarchitecture / Multi-core processor / Computing / Computer architecture / Computer hardware

Theme Feature . A Single-Chip Multiprocessor

Add to Reading List

Source URL: www-hydra.stanford.edu

Language: English - Date: 1998-03-07 07:33:31
103Software engineering / Array programming languages / Threads / Microprocessors / Chapel / Data parallelism / Fortran / Unified Parallel C / Multithreading / Computing / Computer programming / Parallel computing

Irregular Parallel Algorithms Department of Computer Science University of North Carolina at Chapel Hill The Challenge

Add to Reading List

Source URL: www.cs.unc.edu

Language: English - Date: 2009-07-27 07:28:56
104Computer engineering / CPU cache / Microarchitecture / Speculative execution / Processor register / Application checkpointing / Parallel computing / Instruction set / Multithreading / Computer architecture / Computer hardware / Central processing unit

Prototyping Architectural Support for Program Rollback Using FPGAs ∗ Radu Teodorescu and Josep Torrellas Department of Computer Science University of Illinois at Urbana-Champaign {teodores,torrellas}@cs.uiuc.edu

Add to Reading List

Source URL: iacoma.cs.uiuc.edu

Language: English - Date: 2005-05-11 13:27:29
105Central processing unit / Microprocessors / Instruction set architectures / Parallel computing / DEC Alpha / CPU cache / Branch predictor / Multithreading / ARM architecture / Computer architecture / Computer hardware / Computing

Illusionist: Transforming Lightweight Cores into Aggressive Cores on Demand Amin Ansari University of Illinois [removed]

Add to Reading List

Source URL: iacoma.cs.uiuc.edu

Language: English - Date: 2013-01-25 16:46:06
106Computer hardware / Central processing unit / Threads / Microprocessors / Lock / Non-blocking algorithm / Simultaneous multithreading / Parallel computing / Critical section / Concurrency control / Computing / Computer architecture

Wshp. on Memory Performance Issues, Intl. Symp. on Computer Architecture, June[removed]Speculative Locks for Concurrent Execution of Critical Sections in Shared-Memory Multiprocessors Jose´ F. Mart´ınez and Josep Torre

Add to Reading List

Source URL: iacoma.cs.uiuc.edu

Language: English - Date: 2003-12-19 18:12:59
107Parallel computing / GPGPU / Nvidia / Threads / Kernel / Program optimization / Speedup / CUDA / Multithreading / Computing / Concurrent computing / Computer hardware

SAGE: Self-Tuning Approximation for Graphics Engines Mehrzad Samadi1 , Janghaeng Lee1 , D. Anoushe Jamshidi1 , Amir Hormati2 , and Scott Mahlke1 1 2 Advanced Computer Architecture Laboratory Google Inc.

Add to Reading List

Source URL: cccp.eecs.umich.edu

Language: English - Date: 2013-11-04 13:15:23
108Computer architecture / Central processing unit / Parallel computing / Microprocessors / CPU cache / Simultaneous multithreading / Multithreading / Computing / Computer hardware / Threads

BulkSMT: Designing SMT Processors for Atomic-Block Execution∗ Xuehai Qian, Benjamin Sahelices and Josep Torrellas University of Illinois at Urbana-Champaign http://iacoma.cs.uiuc.edu Abstract

Add to Reading List

Source URL: iacoma.cs.uiuc.edu

Language: English - Date: 2012-01-18 11:44:30
109Central processing unit / Parallel computing / Classes of computers / Microprocessors / Superscalar / Microarchitecture / Speculative multithreading / SPECint / Coprocessor / Computing / Computer hardware / Computer architecture

Tasking with Out-of-Order Spawn in TLS Chip Multiprocessors: Microarchitecture and Compilation∗ Jose Renau† James Tuck Wei Liu Luis Ceze Karin Strauss Josep Torrellas † Dept. of Computer Engineering, University of

Add to Reading List

Source URL: iacoma.cs.uiuc.edu

Language: English - Date: 2005-09-06 12:30:36
UPDATE