MIPS instruction set

Results: 145



#Item
1Computer architecture / Advanced RISC Computing / MIPS Technologies / Computer engineering / Computing / MIPS instruction set / Fabless semiconductor companies / Imagination Technologies / Chipset / MIPS / 64-bit computing

New H.265 hybrid set-top box chipset from ALi Corp. gets a boost with MIPS CPUs London, UK & Taipei, Taiwan – June 23, 2016 – Imagination Technologies (IMG.L) announces that ALi Corporation, a leading set-top box (ST

Add to Reading List

Source URL: www.ali.com.tw

Language: English - Date: 2016-06-22 21:06:46
2Health / Patient safety / Electronic health records / Healthcare quality / Healthcare reform in the United States / Physician Quality Reporting System / MIPS Technologies / MIPS instruction set / MIPS / Practice Fusion / Health informatics / Health information technology

The Honorable Michael Leavitt

Add to Reading List

Source URL: www.himssehra.org

Language: English - Date: 2015-11-20 12:23:48
3Instruction set architectures / MIPS Technologies / Advanced RISC Computing / MIPS instruction set / MIPS / MIG /  Inc. / Computer engineering / Computing / Academia

Microsoft Word - JFI MIPS Reportdocx

Add to Reading List

Source URL: www.jacob-france-institute.org

Language: English - Date: 2015-09-30 15:20:12
4Software / Computing / Data management / Computer performance / Million service units / IBM Information Management System / Mainframe computer / IBM System z9 / Database / Oracle Corporation / Stored procedure / MIPS instruction set

Science of Computer Programming–588 Contents lists available at ScienceDirect Science of Computer Programming www.elsevier.com/locate/scico

Add to Reading List

Source URL: www.cs.vu.nl

Language: English - Date: 2014-12-27 06:21:41
5Computing / Computer architecture / Computer engineering / Central processing unit / Instruction set architectures / Assembly languages / Processor register / MIPS instruction set / Instruction set / Addressing mode / Virtual memory / CPU cache

E cient Software-Based Fault Isolation Robert Wahbe Steven Lucco Thomas E. Anderson

Add to Reading List

Source URL: www.cs.cmu.edu

Language: English - Date: 2003-04-04 15:00:43
6Computer architecture / Computing / Computer engineering / Central processing unit / Instruction set architectures / Classes of computers / Parallel computing / Analysis of parallel algorithms / Speedup / MIPS instruction set / Cycles per instruction / Instructions per second

Esercises on Amdhal Law and Performance Equation Hennessy Patterson Computer Architecture: A Quantitative Approach Fifth Edition Chapter 1 Fundamentals of Quantitative Design and Analysis 1.14 In this exercise, assume t

Add to Reading List

Source URL: twiki.di.uniroma1.it

Language: English - Date: 2015-06-22 08:33:56
7Computer architecture / Computing / Computer engineering / Central processing unit / MIPS instruction set / Computer / Multi-core processor / Microarchitecture / Instruction set / Processor register / Digital electronics / 64-bit computing

CO1016 Computer Systems Credits: 20 Convenor: Dr. R. Crole Semester: 1st

Add to Reading List

Source URL: www.cs.le.ac.uk

Language: English - Date: 2015-07-10 06:50:24
8Computing / Computer architecture / C / Data types / Primitive types / MIPS instruction set / Tiny Encryption Algorithm / Typedef / Pointer / CPU cache / Struct / Integer

University of California, Berkeley – College of Engineering Spring 2014 Department of Electrical Engineering and Computer Sciences Instructor: Dr. Dan Garcia

Add to Reading List

Source URL: www-inst.eecs.berkeley.edu

Language: English - Date: 2014-03-13 04:39:41
9Computer architecture / Computing / Parallel computing / MIPS instruction set / Instruction pipelining / Hazard / Thread

Advanced and parallel architectures Cognome Nome Prof. A. Massini

Add to Reading List

Source URL: twiki.di.uniroma1.it

Language: English - Date: 2015-06-27 11:11:22
10Computational neuroscience / Artificial neural networks / Cognitive science / Applied mathematics / Neuroscience / Machine learning / Advanced RISC Computing / MIPS Technologies / Deep learning / MIPS instruction set / Softmax function / Word embedding

Hierarchical Memory Networks Sarath Chandar∗ 1 , Sungjin Ahn1 , Hugo Larochelle2,4 , Pascal Vincent1,4 , Gerald Tesauro3 , Yoshua Bengio1,4 arXiv:1605.07427v1 [stat.ML] 24 May 2016

Add to Reading List

Source URL: arxiv.org

Language: English - Date: 2016-05-24 20:30:33
UPDATE