<--- Back to Details
First PageDocument Content
Electronic design / Hardware verification languages / SystemC / Verilog / Register-transfer level / High-level synthesis / Logic synthesis / VHDL / Integrated circuit design / Electronic engineering / Electronic design automation / Hardware description languages
Date: 2011-04-14 06:00:26
Electronic design
Hardware verification languages
SystemC
Verilog
Register-transfer level
High-level synthesis
Logic synthesis
VHDL
Integrated circuit design
Electronic engineering
Electronic design automation
Hardware description languages

Add to Reading List

Source URL: www.cl.cam.ac.uk

Download Document from Source Website

File Size: 3,85 MB

Share Document on Facebook

Similar Documents

C  vs.  VHDL:  Benchmarking  CAESAR   Candidates  Using  High-­‐Level  Synthesis   and  Register-­‐Transfer  Level   Methodologies     Ekawat  Homsirikamol,     Wi

DocID: 1tWk9 - View Document

Electronic engineering / Electronic design automation / Design / Formal methods / Electronics / Electronic design / Formal equivalence checking / Formal verification / High-level synthesis / Integrated circuit design / Register-transfer level / Invariant

Formal Verification for High-Assurance Behavioral Synthesis Sandip Ray1 , Kecheng Hao2 , Yan Chen3 , Fei Xie2 , and Jin Yang4 1 Department of Computer Sciences, University of Texas at Austin, Austin, TX 78712

DocID: 1pTfM - View Document

Hardware description languages / Digital electronics / VHDL / Verilog / Flip-flop / Counter / Reset / Metastability in electronics / Sequential logic / Register-transfer level

Microsoft Word - CummingsSNUG2003Boston_Resets_rev1_3.doc

DocID: 1psIi - View Document

Compiler / Compiler construction / ARM architecture / NOP / GNU Compiler Collection / Register-transfer level / E1 / Algorithm / Software / Computing / Programming language implementation

Automatic Validation of Code-Improving Transformations on Low-Level Program Representations ∗ Robert van Engelen, David Whalley, and Xin Yuan Department of Computer Science, Florida State University, Tallahassee, FL 32

DocID: 1gx1M - View Document

VHDL / Digital electronics / Field-programmable gate array / Logic synthesis / Xilinx / Register-transfer level / Electronic engineering / Hardware description languages / Electronic design automation

Designing with VHDL FPGA 1 LANG11000-ILT (v1.0) Course Specification

DocID: 1fu4r - View Document