First Page | Document Content | |
---|---|---|
![]() Date: 2011-04-14 06:00:26Electronic design Hardware verification languages SystemC Verilog Register-transfer level High-level synthesis Logic synthesis VHDL Integrated circuit design Electronic engineering Electronic design automation Hardware description languages | Source URL: www.cl.cam.ac.ukDownload Document from Source WebsiteFile Size: 3,85 MBShare Document on Facebook |