<--- Back to Details
| First Page | Document Content | |
|---|---|---|
 Date: 2015-03-03 11:01:50Parallel computing Central processing unit Microprocessors Instruction set architectures Classes of computers Bit-level parallelism Reduced instruction set computing Instruction-level parallelism 64-bit computing Instruction set Very long instruction word Microarchitecture |
Add to Reading List |
Advanced Parallel Architecture Lesson 2 Annalisa Massini Introduction | Flexible Video Processing Platform for 8K UHD TV ELECTRONICS Sukjin Kim, Young-Hwan Park, Jaehyun Kim, Minsoo Kim, Wonchang Lee and Shihwa LeeDocID: 1rn4h - View Document |
| ® Kalray MPPA Massively Parallel Processor Array Revisiting DSP Acceleration with the Kalray MPPA Manycore Processor Benoît Dupont de Dinechin, CTODocID: 1rkhA - View Document |
| Aging-Aware Compilation for GP-GPUs ATIEH LOTFI and ABBAS RAHIMI, University of California, San Diego LUCA BENINI, ETH Zurich and University of Bologna RAJESH K. GUPTA, University of California, San Diego General-purposDocID: 1qtJN - View Document |
| Microsoft Word - MEDEA2008-cfp_allineato.docDocID: 1pMt2 - View Document |
| Advanced Parallel Architecture Lesson 2 Annalisa Massini IntroductionDocID: 1pv4j - View Document |