First Page | Document Content | |
---|---|---|
![]() Date: 2012-08-16 13:49:13SystemC Transaction-level modeling Electronic design Electronic system-level design and verification High-level synthesis Field-programmable gate array System on a chip Modeling language Verilog Electronic engineering Electronic design automation Hardware description languages | Document is deleted from original location. Download Document from Web Archive |