Transaction verification

#	Item
41	PDF Document Add to Reading List Source URL: www.cs.york.ac.uk Language: English - Date: 2005-10-26 10:36:56 Hardware verification languages SystemC ESys.net Verilog Modeling language VHDL Simulation Transaction-level modeling Electronic engineering Hardware description languages Electronic design automation
42	PDF Document Add to Reading List Source URL: www.cs.teiher.gr Language: English - Date: 2012-08-16 13:49:13 SystemC Transaction-level modeling Electronic design Electronic system-level design and verification High-level synthesis Field-programmable gate array System on a chip Modeling language Verilog Electronic engineering Electronic design automation Hardware description languages