Increasing Cluster Throughput while Reducing Energy Consumption for GPU Workloads Federico Silla Technical University of Valencia

First Page		Document Content
Date: 2015-03-23 04:22:15 Computing GPGPU Computer architecture Computer engineering Video cards Parallel computing Coprocessors Graphics hardware Graphics processing unit RCUDA InfiniBand Nvidia		Increasing Cluster Throughput while Reducing Energy Consumption for GPU Workloads Federico Silla Technical University of Valencia Add to Reading List Source URL: hpcadvisorycouncil.com Download Document from Source Website File Size: 3,75 MB Share Document on Facebook

	An Evaluation of Selective Depipelining for FPGA-based Energy-Reducing Irregular Code Coprocessors Jack Sampson, Manish Arora, Nathan Goulding-Hotta, Ganesh Venkatesh, Jonathan Babb+ , Vikram Bhatt, Steven Swanson, and M DocID: 1tN47 - View Document
	MVAPICH2-MIC on Beacon: Exploring Performance on a Cluster with 4 Coprocessors per DocID: 1rEns - View Document
	Tera-Scale 1D FFT with Low-Communication Algorithm and Intel Xeon Phi Coprocessors R TM DocID: 1lQHh - View Document
	Programming and Optimization with Intel Xeon Phi Coprocessors Colfax Developer Training One-day Seminar CDT 101 DocID: 1gxV2 - View Document
	Scientific Computing with Intel Xeon Phi Coprocessors Andrey Vladimirov Colfax International HPC Advisory Council Stanford Conference 2015 Compututing with Xeon Phi DocID: 1gvNw - View Document