Synopsys - PDFSEARCH.IO - Document Search Engine

Synopsys
Results: 724

#	Item
221	Datasheet Proteus LRC Full-chip verification through process window Overview Add to Reading List Source URL: www.synopsys.com Language: English - Date: 2014-11-07 14:34:23 Synopsys Proteus LRC Optical proximity correction Olm Land transport Rail transport Hillsboro Oregon
222	IEEE-SA Symposium on EDA Interoperability Industry Connections Activity Initiation Document (ICAID) Version: 1.3, March[removed]IC13[removed]Approved by the IEEE SASB 26 March 2015 Instructions  Add to Reading List Source URL: standards.ieee.org Language: English - Date: 2015-04-02 13:40:32 Measurement Accellera Design Automation Standards Committee IEEE Standards Association Institute of Electrical and Electronics Engineers Synopsys Design Automation Conference IEEE-ISTO Integrated circuit design Standards organizations Electronic engineering Electronic design automation
223	Excerpt: Issue 4 \| 2014 A quarterly publication providing insights on accelerating innovation for designers Synopsys Insight Prototyping Imagination’s PowerVR Series6XT Add to Reading List Source URL: www.synopsys.com Language: English - Date: 2015-01-08 09:15:32 PowerVR Synopsys Synplicity Digital electronics Electronic engineering Computer hardware Field-programmable gate array
224	Tracking the Virtual World Synopsys: For many years the JTAG interface has been used for ARM-based SoC debugging. With this JTAG style debugging, the developer has been granted the ability to debug software at the highl Add to Reading List Source URL: www.lauterbach.com Language: English - Date: 2010-12-08 02:31:14 Memory management unit Virtual memory Joint Test Action Group Debugger Kernel Breakpoint Process Computer program Computing Electronics Debugging
225	Saber Aerospace Overview Proven Robust Design Solution for Aerospace Mechatronic Systems Saber ® is the proven standard for mechatronic system design and verification. Aerospace design teams worldwide use Saber to devel Add to Reading List Source URL: www.synopsys.com Language: English - Date: 2015-01-29 15:47:57 VHDL-AMS Synopsys Reliability engineering VHDL SystemC SPICE Verilog Aerospace engineering Modeling language Electronic engineering Hardware description languages Electronic design automation
226	Success Story Synopsys and Yamaha Yamaha’s XMP-1 DSP Doubles Functionality While Taping Out Six Months Early with Processor Designer Add to Reading List Source URL: www.synopsys.com Language: English - Date: 2014-12-30 08:15:43 Digital signal processing Digital signal processor Synopsys
227	Microsoft Word - vals.doc Add to Reading List Source URL: www.synopsys.com Language: English - Date: 2015-01-29 17:15:39 Failure Materials science Reliability engineering Survival analysis Simulation Benchmark Grid computing Engineering Systems engineering Systems science Design for X
228	SAE TECHNICAL PAPER SERIES[removed]An Automated Model Based Design Flow for the Add to Reading List Source URL: www.synopsys.com Language: English - Date: 2015-01-28 08:15:39 FlexRay Network topology Signal integrity Topology Channel INCA Vector Informatik Electronics Electronic engineering Electromagnetism
229	Success Story Synopsys and Altera Altera’s SoC FPGA Virtual Target Enables Early Software Development and High Debug Productivity Add to Reading List Source URL: www.synopsys.com Language: English - Date: 2014-12-30 07:15:37 Fabless semiconductor companies Hillsboro Oregon Synopsys Field-programmable gate array Altera Simulation Embedded system Prototype Joint Test Action Group Electronic engineering Technology Electronics
230	SAE TECHNICAL PAPER SERIES[removed]Modeling and Simulating a VVT System for Add to Reading List Source URL: www.synopsys.com Language: English - Date: 2015-01-15 08:15:48

UPDATE