November 11, 2009 At-A-Glance Codename Decoder Introduction

First Page		Document Content
Date: 2014-03-08 04:55:08 Video cards Bulldozer AMD Fusion Opteron Radeon Multi-core processor Evergreen ATI Technologies Socket AM3 Computer hardware Advanced Micro Devices Fabless semiconductor companies		November 11, 2009 At-A-Glance Codename Decoder Introduction Add to Reading List Source URL: sites.amd.com Download Document from Source Website File Size: 45,07 KB Share Document on Facebook

	Gyrokinetic Particle-in-Cell Optimization on Emerging Multi- and Manycore Platforms Kamesh Madduria , Eun-Jin Imb , Khaled Z. Ibrahima , Samuel Williamsa , St´ephane Ethierc , Leonid Olikera a Computational DocID: 1rlO7 - View Document
	Experiences with Sandia National Laboratories HPC applications and MPI performance Mahesh Rajan, Doug Doerfler, Richard Barrett, Joel Stevenson, Anthony Agelastos, Ryan Shaw and Hal Meyer MVAPICH User Group Meeting, Aug DocID: 1r4Wc - View Document
	Optimization of a Lattice Boltzmann Computation on State-of-the-Art Multicore Platforms Samuel Williams∗,a,b , Jonathan Cartera , Leonid Olikera , John Shalfa , Katherine Yelicka,b a CRD/NERSC, b CS DocID: 1qwld - View Document
	hwloc: a Generic Framework for Managing Hardware Affinities in HPC Applications Fran¸cois Broquedis, J´erˆome Clet-Ortega, St´ephanie Moreaud, Nathalie Furmento, Brice Goglin, Guillaume Mercier, Samuel Thibault, Raym DocID: 1qjN2 - View Document
	Optimization of Sparse Matrix-Vector Multiplication on Emerging Multicore Platforms Samuel Williams∗†, Leonid Oliker∗, Richard Vuduc§, John Shalf∗, Katherine Yelick∗†, James Demmel† ∗ CRD/NERSC, Lawrenc DocID: 1pzob - View Document