<--- Back to Details
First PageDocument Content
Hardware verification languages / SystemC / ESys.net / Verilog / Modeling language / VHDL / Simulation / Transaction-level modeling / Electronic engineering / Hardware description languages / Electronic design automation
Date: 2005-10-26 10:36:56
Hardware verification languages
SystemC
ESys.net
Verilog
Modeling language
VHDL
Simulation
Transaction-level modeling
Electronic engineering
Hardware description languages
Electronic design automation

Add to Reading List

Source URL: www.cs.york.ac.uk

Download Document from Source Website

File Size: 40,95 KB

Share Document on Facebook

Similar Documents

Mathematical logic / Theoretical computer science / Formal methods / Constraint programming / Alloy / Massachusetts Institute of Technology / Z notation / Predicate logic / SMT / Predicate / Constraint satisfaction problem / Satisfiability modulo theories

Alloy Modeling Language meets SMT-LIB Forrest Cinelli, Kyle McCormick, Dan Dougherty WPI NSF Supportand

DocID: 1xTzu - View Document

Modelica - A Unified Object-Oriented Language for Physical Systems Modeling Version 3.2 Revision 2

DocID: 1vr0B - View Document

CLUF: a Neural Model for Second Language Acquisition Modeling Shuyao Xu Singsound Inc. Beijing, China

DocID: 1voe8 - View Document

Inflectional Language Modeling with Random Forests for ASR Ilya Oparin Dept. of Computer Science and Ingineering, University of West Bohemia, Plzeˇn, Czech Republic, Speech Technology Center, St.Petersburg, Russia

DocID: 1vlFq - View Document

ModelicaTM - A Unified Object-Oriented Language for Physical Systems Modeling TUTORIAL and RATIONALE Version 1.1 December 15, 1998 H. Elmqvist1,

DocID: 1vkNs - View Document