Self-aligned gate - PDFSEARCH.IO - Document Search Engine

Self-aligned gate
Results: 38

#	Item
31	RFD3055, RFD3055SM, RFP3055 Data Sheet Add to Reading List Source URL: www.fairchildsemi.com Language: English - Date: 2013-11-05 02:45:03 Power electronics Electronic design Logic families Semiconductor devices Power MOSFET Self-aligned gate MOSFET Threshold voltage Depletion and enhancement modes Electronics Electromagnetism Electrical engineering
32	2320 IEEE TRANSACTIONS ON ELECTRON DEVICES, VOL. 47, NO. 12, DECEMBER 2000 Add to Reading List Source URL: www.eecs.berkeley.edu Language: English - Date: 2013-03-23 21:28:54 Semiconductor devices Multigate device Semiconductors MOSFET Integrated circuits Self-aligned gate International Electron Devices Meeting Transistor Field-effect transistor Electronic engineering Electrical engineering Technology
33	“Making of a Chip” Illustrations 22nm 3D/Trigate Transistors – Version Add to Reading List Source URL: download.intel.com Language: English - Date: 2012-06-18 10:38:27 Microtechnology Self-aligned gate Photolithography Integrated circuit Wafer Intel Etching Photoresist Resist Materials science Technology Semiconductor device fabrication
34	Design of Ion-Implanted MOSFET’s with Very Small Physical Dimensions ROBERT H. DENNARD, MEMBER, IEEE, FRITZ H. GAENSSLEN, HWA-NIEN YU, MEMBER, IEEE, Add to Reading List Source URL: www.ece.ucsb.edu Language: English - Date: 2007-02-15 15:58:51 Semiconductor devices MOSFET Electronic design Threshold voltage Field-effect transistor Self-aligned gate Depletion region Gate oxide Integrated circuits Electronic engineering Electrical engineering Electromagnetism
35	AN1226 APPLICATION NOTE UNDERSTANDING LDMOS DEVICE FUNDAMENTALS Add to Reading List Source URL: www.rfdh.com Language: English - Date: 2002-06-24 01:04:15 Semiconductor devices MOSFET Integrated circuits Gate oxide Field-effect transistor Depletion region Self-aligned gate Transistor Drain Induced Barrier Lowering Electronic engineering Electronics Electrical engineering
36	45nm High-k + Metal Gate Strain-Enhanced Transistors C. Auth, A. Cappellani, J.-S. Chun, A. Dalis, A. Davis, T. Ghani, G. Glass, T. Glassman, M. Harper, M. Hattendorf, P. Hentges, S. Jaloviar, S. Joshi, J. Klaus, K. Kuhn, D. Lavric, M. Lu, H. Mariappan, K. Mistry, B. Norris, Add to Reading List Source URL: download.intel.com Language: English - Date: 2009-09-12 14:10:53 Electronics Silicon Logic families Digital electronics Semiconductor devices CMOS 45 nanometer Self-aligned gate Polycrystalline silicon Electronic engineering Chemistry Integrated circuits
37	G:Mkt_outine_dwgsOFFICIAL_DRAWINGSJEDEC_SOICM14AMKT-M14Arev13 Model (1) Add to Reading List Source URL: www.fairchildsemi.com Language: English - Date: 2013-03-19 05:34:23 Electromagnetism Integrated circuits Schmitt trigger Small-outline integrated circuit Series Dual in-line package Fairchild Semiconductor JEDEC Self-aligned gate Electronic engineering Electronics Digital electronics
38	PDF Document Add to Reading List Source URL: www.chiphistory.org Language: English - Date: 2007-05-25 20:09:16 Silicon Transistor Strained silicon Silicon-germanium Self-aligned gate Integrated circuit MOSFET Multigate device Gallium nitride Chemistry Matter Semiconductor devices

UPDATE