<--- Back to Details
First PageDocument Content
Assembly languages / Compiler optimizations / Instruction scheduling / Instruction-level parallelism / Very long instruction word / Java bytecode / Speculative execution / Instruction set / INT / Computer architecture / Computing / Computer engineering
Date: 2003-07-07 12:15:52
Assembly languages
Compiler optimizations
Instruction scheduling
Instruction-level parallelism
Very long instruction word
Java bytecode
Speculative execution
Instruction set
INT
Computer architecture
Computing
Computer engineering

Journal of Instruction Level Parallelism[removed]Submitted 10/02; Accepted 04/03

Add to Reading List

Source URL: www.jilp.org

Download Document from Source Website

File Size: 187,58 KB

Share Document on Facebook

Similar Documents

Parallel computing / Computing / Computer architecture / Very long instruction word / SIMD / Instruction set

Flexible Video Processing Platform for 8K UHD TV ELECTRONICS Sukjin Kim, Young-Hwan Park, Jaehyun Kim, Minsoo Kim, Wonchang Lee and Shihwa Lee

DocID: 1rn4h - View Document

Computing / Parallel computing / Computer architecture / Manycore processors / Digital signal processing / Microprocessors / Massively parallel processor array / Multi-core processor / Xeon Phi / Massively parallel / Digital signal processor / Very long instruction word

® Kalray MPPA Massively Parallel Processor Array Revisiting DSP Acceleration with the Kalray MPPA Manycore Processor Benoît Dupont de Dinechin, CTO

DocID: 1rkhA - View Document

Computing / Computer architecture / Parallel computing / GPGPU / Computer engineering / OpenCL / Graphics Core Next / Compute kernel / General-purpose computing on graphics processing units / Very long instruction word / Graphics processing unit / Kernel

Aging-Aware Compilation for GP-GPUs ATIEH LOTFI and ABBAS RAHIMI, University of California, San Diego LUCA BENINI, ETH Zurich and University of Bologna RAJESH K. GUPTA, University of California, San Diego General-purpos

DocID: 1qtJN - View Document

Computing / Concurrent computing / Parallel computing / Computer memory / Computer architecture / Microprocessors / Electronic design automation / Network on a chip / Transactional memory / Multi-core processor / Very long instruction word / Multiprocessing

Microsoft Word - MEDEA2008-cfp_allineato.doc

DocID: 1pMt2 - View Document

Parallel computing / Central processing unit / Microprocessors / Instruction set architectures / Classes of computers / Bit-level parallelism / Reduced instruction set computing / Instruction-level parallelism / 64-bit computing / Instruction set / Very long instruction word / Microarchitecture

Advanced Parallel Architecture Lesson 2 Annalisa Massini Introduction

DocID: 1pv4j - View Document