<--- Back to Details
First PageDocument Content
Computer architecture / GPGPU / Video cards / Parallel computing / Nvidia / CUDA / CPU cache / Graphics processing unit / Central processing unit / Computer hardware / Computing / Graphics hardware
Date: 2009-04-05 17:45:17
Computer architecture
GPGPU
Video cards
Parallel computing
Nvidia
CUDA
CPU cache
Graphics processing unit
Central processing unit
Computer hardware
Computing
Graphics hardware

Microsoft PowerPoint - 08b.buck.cuda-teaser.ppt

Add to Reading List

Source URL: gpgpu.org

Download Document from Source Website

File Size: 1,66 MB

Share Document on Facebook

Similar Documents

Flush+Flush: A Fast and Stealthy Cache Attack Daniel Gruss, Cl´ementine Maurice† , Klaus Wagner, and Stefan Mangard Graz University of Technology, Austria Abstract. Research on cache attacks has shown that CPU caches

DocID: 1tL7T - View Document

Cache / Computer architecture / Computing / Analysis of algorithms / Models of computation / Computer science / Computer engineering / Cache-oblivious algorithm / Computer memory / Memory hierarchy / Divide and conquer algorithms / CPU cache

Lecture 8: The Cache Oblivious Approach www.cs.illinois.edu/~wgropp Designing for Memory Hierarchy

DocID: 1rpNE - View Document

Cryptography / Cache / Computer memory / Advanced Encryption Standard / Side-channel attack / Data Encryption Standard / Cache memory / Lookup table / Cryptanalysis / Tiny Encryption Algorithm / Block cipher / CPU cache

Efficient Cache Attacks on AES, and Countermeasures Eran Tromer1 2 , Dag Arne Osvik3 and Adi Shamir2 1 Computer Science and Artificial Intelligence Laboratory, Massachusetts Institute of Technology,

DocID: 1rolT - View Document

Computing / Computer memory / Computer hardware / Computer architecture / Cell / Direct memory access / Emotion Engine / Sparse matrix / Scratchpad memory / Loop nest optimization / CPU cache / SIMD

Scientific Computing Kernels on the Cell Processor Samuel Williams, John Shalf, Leonid Oliker Shoaib Kamil, Parry Husbands, Katherine Yelick Computational Research Division Lawrence Berkeley National Laboratory Berkeley,

DocID: 1rnBu - View Document

Computing / Cache coherency / Computer programming / Parallel computing / Computer memory / Cache coherence / Concurrent computing / OpenMP / False sharing / Cache / CPU cache

spcl.inf.ethz.ch @spcl_eth TIMO SCHNEIDER <> DPHPC Recitation Session 4

DocID: 1r92A - View Document