Back to Results
First PageMeta Content
X86 instructions / Parallel computing / IBM PC compatibles / MOV / Celeron / Nehalem / Intel Core / Multi-core processor / Overclocking / Computer architecture / Computing / Computer hardware


2011 12th International Workshop on Microprocessor Test and Verification Automatic generation of software-based functional failing test for speed debug and on-silicon timing verification E. Sanchez *, G. Squillero *, A.
Add to Reading List

Document Date: 2012-06-28 00:31:22


Open Document

File Size: 205,85 KB

Share Result on Facebook

City

Torino / London / Paris / /

Company

MTV / Intel / /

Country

France / Italy / /

Currency

USD / /

/

IndustryTerm

software library / turbo boost technology / stress tools / physical devices / software-based functional failing test / software-based functional failing tests / similar tools / software-based functional failing / electronic devices / evolutionary algorithm / software-based self test / candidate solutions / manufacturing prototypes / /

OperatingSystem

GNU / L3 / /

Organization

US Federal Reserve / Politecnico di Torino / /

Person

Giuseppe Parlato / George Woltman / Maria Di Vincenzo / Gianluca Fisanotti / /

Position

manager module / /

PublishedMedium

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems / /

RadioStation

Core / /

Technology

RAM / Evolutionary algorithm / analysis algorithms / manufactured chips / Integrated Circuits / turbo boost technology / cmp / /

SocialTag