<--- Back to Details
First PageDocument Content
Microtechnology / Three-dimensional integrated circuit / Back end of line / Wafer / Very-large-scale integration / Microelectromechanical systems / Monocrystalline silicon / Flip chip / Etching / Semiconductor device fabrication / Electronics / Technology
Date: 2012-03-29 22:25:26
Microtechnology
Three-dimensional integrated circuit
Back end of line
Wafer
Very-large-scale integration
Microelectromechanical systems
Monocrystalline silicon
Flip chip
Etching
Semiconductor device fabrication
Electronics
Technology

FUTURE VISIONS AND CURRENT CONCERNS SECTION 1

Add to Reading List

Source URL: homepages.rpi.edu

Download Document from Source Website

File Size: 363,05 KB

Share Document on Facebook

Similar Documents

594 IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, VOL. 25, NO. 2, FEBRUARY 2017 Efficient Partial Online Synthesis of Special Instructions for Reconfigurable Processors

DocID: 1v5xl - View Document

IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, VOL. 17, NO. 9, SEPTEMBERMultiplication Acceleration Through Twin Precision Magnus Själander and Per Larsson-Edefors, Senior Member, IEEE

DocID: 1v1MR - View Document

1284 IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, VOL. 15, NO. 11, NOVEMBER 2007 Transactions Briefs Minimum Decoupling Capacitor Insertion in VLSI

DocID: 1tgce - View Document

IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, VOL. 23, NO. 3, MARCHArithmetic-Based Binary-to-RNS Converter Modulo {2n ±k} for jn-Bit Dynamic Range

DocID: 1rRJS - View Document

IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, VOL. 16, NO. 8, AUGUSTCost-Efficient SHA Hardware Accelerators Ricardo Chaves, Student Member, IEEE, Georgi Kuzmanov, Member, IEEE, Leonel Sous

DocID: 1rv8s - View Document