A Coarse Grained Reconfigurable Architecture Framework supporting Macro-Dataflow Execution

First Page		Document Content
Date: 2014-04-23 02:19:41 Parallel computing Dataflow Instruction-level parallelism Multi-core processor Microarchitecture Compiler Central processing unit Granularity Computer architecture Computing Computer engineering		A Coarse Grained Reconfigurable Architecture Framework supporting Macro-Dataflow Execution Add to Reading List Source URL: etd.ncsi.iisc.ernet.in Download Document from Source Website File Size: 117,52 KB Share Document on Facebook

	Reactive Vega: A Streaming Dataflow Architecture for Declarative Interactive Visualization Arvind Satyanarayan, Ryan Russell, Jane Hoffswell, and Jeffrey Heer Internal External DocID: 1xW31 - View Document
	PDF Document DocID: 1xPIW - View Document
	PDF Document DocID: 1xLNu - View Document
	PDF Document DocID: 1xJWb - View Document
	PDF Document DocID: 1xGjE - View Document