Lothar - PDFSEARCH.IO - Document Search Engine

Lothar
Results: 516

#	Item
111	Scheduling of Mixed-Criticality Applications on Resource-Sharing Multicore Systems Georgia Giannopoulou, Nikolay Stoimenov, Pengcheng Huang, Lothar Thiele Computer Engineering and Networks Laboratory, ETH Zurich, 8092 Zu Add to Reading List Source URL: www.tik.ethz.ch Language: English - Date: 2014-10-27 19:22:42 Parallel computing Operations research Scheduling Concurrent programming languages Mixed criticality Multi-core processor Windows Task Scheduler XC Schedule
112	Interference Constraint Graph – A New Specification for Mixed-Criticality Systems Pengcheng Huang, Pratyush Kumar, Nikolay Stoimenov, Lothar Thiele Computer Engineering and Networks Laboratory, ETH Zurich, 8092 Zurich, Add to Reading List Source URL: www.tik.ethz.ch Language: English - Date: 2014-10-27 19:56:40 Real-time computing Scheduling algorithms Scheduling Safety engineering Systems engineering Technology Mixed criticality Systems science Computing Fixed-priority pre-emptive scheduling Worst-case execution time Windows Task Scheduler
113	Mapping Mixed-Criticality Applications on Multi-Core Architectures Georgia Giannopoulou, Nikolay Stoimenov, Pengcheng Huang, Lothar Thiele Computer Engineering and Networks Laboratory, ETH Zurich, 8092 Zurich, Switzerlan Add to Reading List Source URL: www.tik.ethz.ch Language: English - Date: 2014-10-27 19:22:03 Computing Parallel computing Computer memory Engineering Operations research Concurrent computing Cache Cache memory Program optimization Mathematical optimization Scheduling Thread
114	Bolt: A Stateful Processor Interconnect Felix Sutton, Marco Zimmerling, Reto Da Forno, Roman Lim, Tonio Gsell, Georgia Giannopoulou, Federico Ferrari, Jan Beutel, and Lothar Thiele Computer Engineering and Networks Labor Add to Reading List Source URL: www.tik.ee.ethz.ch Language: English - Date: 2015-09-04 07:35:25
115	On the Scheduling of Fault-Tolerant Mixed-Criticality Systems TIK Report No. 351 Pengcheng Huang, Hoeseok Yang, Lothar Thiele Computer Engineering and Networks Laboratory, ETH Zurich Add to Reading List Source URL: www.tik.ethz.ch Language: English - Date: 2014-10-27 19:32:10 Criticality Safety engineering Worst-case execution time Systems engineering Technology Nuclear technology Nuclear physics Safety Mixed criticality
116	Service Adaptions for Mixed-Criticality Systems Pengcheng Huang, Georgia Giannopoulou, Nikolay Stoimenov, Lothar Thiele Computer Engineering and Networks Laboratory, ETH Zurich, 8092 Zurich, Switzerland firstname.lastnam Add to Reading List Source URL: www.tik.ethz.ch Language: English - Date: 2014-10-27 19:22:16 Engineering Physics Safety engineering Systems engineering Systems science Mixed criticality Software engineering Nuclear technology Radioactivity Criticality Spanish pronouns Scheduling
117	Run and Be Safe: Mixed-Criticality Scheduling with Temporary Processor Speedup Pengcheng Huang, Pratyush Kumar, Georgia Giannopoulou, Lothar Thiele Computer Engineering and Networks Laboratory, ETH Zurich, 8092 Zurich, S Add to Reading List Source URL: www.tik.ethz.ch Language: English - Date: 2014-11-29 11:41:05 Computing Engineering Technology Analysis of parallel algorithms Parallel computing Speedup Real-time computing Mixed criticality Worst-case execution time Scalability
118	Zippy: On-Demand Network Flooding Felix Sutton, Bernhard Buchli, Jan Beutel and Lothar Thiele Computer Engineering and Networks Laboratory ETH Zurich, Switzerland {fsutton, bbuchli, beutel, thiele}@tik.ee.ethz.ch Add to Reading List Source URL: www.tik.ee.ethz.ch Language: English - Date: 2015-09-04 07:36:44
119	Run and Be Safe: Mixed-Criticality Scheduling with Temporary Processor Speedup TIK Report No. 357 Pengcheng Huang, Pratyush Kumar, Georgia Giannopoulou, Lothar Thiele Computer Engineering and Networks Laboratory, ETH Zur Add to Reading List Source URL: www.tik.ethz.ch Language: English - Date: 2014-12-16 07:11:40 Real-time computing Analysis of parallel algorithms Scheduling Computing Speedup Technology Worst-case execution time Task
120	An Efficient Real Time Fault Detection and Tolerance Framework Validated on the Intel SCC Processor Devendra Rai, Pengcheng Huang, Nikolay Stoimenov and Lothar Thiele Computer Engineering and Networks Laboratory, ETH Zur Add to Reading List Source URL: www.tik.ethz.ch Language: English - Date: 2014-10-27 19:21:28 Engineering Computing Systems science Inter-process communication Kahn process networks FIFO Fault tolerance Queue Data buffer Fault model

UPDATE