Cache memory

Results: 1188



#Item
1Patents Click on patent# for details Microprocessor Design related Apparatus and method for sharing a unified memory bus between external cache memory and primary

Patents Click on patent# for details Microprocessor Design related Apparatus and method for sharing a unified memory bus between external cache memory and primary

Add to Reading List

Source URL: www.inneraccess.com

Language: English - Date: 2018-02-25 18:50:52
    2

    Processor type : Intel® Pentium 4Processor clock speed : 2.6GHz 2nd level cache : 256KB System memory standard : 128MB maximum expandability : 512MB technology : DDR RAM

    Add to Reading List

    Source URL: gradha.sdf-eu.org

    Language: English - Date: 2005-05-13 09:08:25
      3Strong and Efficient Cache Side-Channel Protection using Hardware Transactional Memory Daniel Gruss∗, Julian Lettner†, Felix Schuster, Olga Ohrimenko, Istvan Haller, Manuel Costa Microsoft Research Abstract Cache-bas

      Strong and Efficient Cache Side-Channel Protection using Hardware Transactional Memory Daniel Gruss∗, Julian Lettner†, Felix Schuster, Olga Ohrimenko, Istvan Haller, Manuel Costa Microsoft Research Abstract Cache-bas

      Add to Reading List

      Source URL: gruss.cc

      - Date: 2017-08-03 10:03:39
        4Trading Cache Hit Rate for Memory Performance Wei Ding, Mahmut Kandemir, Diana Guttman, Adwait Jog, Chita R. Das, Praveen Yedlapalli Department of Computer Science and Engineering The Pennsylvania State University Univer

        Trading Cache Hit Rate for Memory Performance Wei Ding, Mahmut Kandemir, Diana Guttman, Adwait Jog, Chita R. Das, Praveen Yedlapalli Department of Computer Science and Engineering The Pennsylvania State University Univer

        Add to Reading List

        Source URL: adwaitjog.github.io

        - Date: 2018-04-03 12:08:14
          5Micronews Other hardware features include a single key screen print function, built-in disk cache memory to speed disk I/O, a

          Micronews Other hardware features include a single key screen print function, built-in disk cache memory to speed disk I/O, a "smart" printer driver with its own 2K

          Add to Reading List

          Source URL: messui.polygonal-moogle.com

          - Date: 2017-04-20 20:44:16
            6TERRACOTTA DB NEXT-GENERATION IN-MEMORY DATA MANAGEMENT Support hybrid cache, store and compute workloads on a single architecture Analysts predict the digital universe is doubling in size every two years. By 2020, we wi

            TERRACOTTA DB NEXT-GENERATION IN-MEMORY DATA MANAGEMENT Support hybrid cache, store and compute workloads on a single architecture Analysts predict the digital universe is doubling in size every two years. By 2020, we wi

            Add to Reading List

            Source URL: www.terracotta.org

            - Date: 2017-10-30 12:31:01
              7SAMSUNG RESEARCH AMERICA – SILICON VALLEY. JANUARY 31, A Scalable High-Performance In-Memory Key-Value Cache using a Microkernel-Based Design

              SAMSUNG RESEARCH AMERICA – SILICON VALLEY. JANUARY 31, A Scalable High-Performance In-Memory Key-Value Cache using a Microkernel-Based Design

              Add to Reading List

              Source URL: juancol.me

              - Date: 2014-08-10 22:00:45
                8Introduction Cache Topology Memory Access Overhead Characterization Determination of Communication Costs Conclusions

                Introduction Cache Topology Memory Access Overhead Characterization Determination of Communication Costs Conclusions

                Add to Reading List

                Source URL: www.des.udc.es

                - Date: 2010-08-25 16:55:32
                  9DPHPC Overview Design of Parallel and High-Performance Computing Fall 2013 Lecture: Cache Coherence & Memory Models

                  DPHPC Overview Design of Parallel and High-Performance Computing Fall 2013 Lecture: Cache Coherence & Memory Models

                  Add to Reading List

                  Source URL: spcl.inf.ethz.ch

                  - Date: 2013-10-06 08:27:40