<--- Back to Details
First PageDocument Content
Software engineering / Loop tiling / Instruction-level parallelism / Loop optimization / Parallel computing / Lookup table / Register allocation / Compiler / Compiler optimizations / Computing / Computer programming
Date: 2003-04-27 18:43:37
Software engineering
Loop tiling
Instruction-level parallelism
Loop optimization
Parallel computing
Lookup table
Register allocation
Compiler
Compiler optimizations
Computing
Computer programming

Journal of Instruction-Level Parallelism[removed]Submitted 10/02; published 4/03

Add to Reading List

Source URL: www.jilp.org

Download Document from Source Website

File Size: 154,11 KB

Share Document on Facebook

Similar Documents

ASSET LOAN Asset Loan Renewal/Return To extend an equipment loan or return equipment from loan status, you will choose either renew or return link from the Actions column of the Asset Lookup results table. For Equipmen

DocID: 1trg0 - View Document

Software / Computing / Video editing software / Computer graphics / 3D lookup table / Film production / Lookup table / Adobe Premiere Pro / Menu / Lut / Final Cut Pro X

JVC GY-LS300 J-Log1 Camera Setup Manual Version: v3.0 INTRODUCTION Thank you for purchasing Leeming LUT One™, the best Look Up Table (LUT) for the JVC LS300’s J-Log1 mode.

DocID: 1rtEk - View Document

Computing / Statistics / Computer performance / Computer programming / Frequency / Statistical theory / Lookup table / Decimal

Some comments on the data used in Riphahn et alJim Oeppen∗ July 15, Introduction

DocID: 1rrfa - View Document

Cryptography / Cache / Computer memory / Advanced Encryption Standard / Side-channel attack / Data Encryption Standard / Cache memory / Lookup table / Cryptanalysis / Tiny Encryption Algorithm / Block cipher / CPU cache

Efficient Cache Attacks on AES, and Countermeasures Eran Tromer1 2 , Dag Arne Osvik3 and Adi Shamir2 1 Computer Science and Artificial Intelligence Laboratory, Massachusetts Institute of Technology,

DocID: 1rolT - View Document