<--- Back to Details
First PageDocument Content
Computer buses / Data transmission / Ethernet / Logical Link Control / SpaceWire / Duplex / Null / Transmission Control Protocol / Wormhole switching / OSI protocols / Computing / Electronic engineering
Date: 2014-07-03 22:45:22
Computer buses
Data transmission
Ethernet
Logical Link Control
SpaceWire
Duplex
Null
Transmission Control Protocol
Wormhole switching
OSI protocols
Computing
Electronic engineering

Reducing SpaceWire Time-code Jitter

Add to Reading List

Source URL: www.4links.co.uk

Download Document from Source Website

File Size: 105,07 KB

Share Document on Facebook

Similar Documents

Computing / Network architecture / Computer networking / Internet / Routing / Wormhole switching / Transmission Control Protocol / Router / Packet switching / Packet loss / Routing table

PS-1 Ultra Low-Power High-Speed Flexible Probabilistic Adder for Error-Tolerant Applications

DocID: 1qaSe - View Document

Network architecture / Flow control / Network protocols / Network On Chip / Routing / Wormhole switching / Throughput / Packet switching / Channel / Computing / Computer networking / Data transmission

194 IEEE TRANSACTIONS ON PARALLEL AND DISTRIBUTED SYSTEMS, VOL. 3, NO. 2, MARCH 1992 Virtual-Channel Flow Control William J. Dally, Member, IEEE

DocID: 14m9l - View Document

Latency / Wormhole switching / Algorithm / Computing / Electronic engineering / Engineering / Network performance / Routing / Throughput

/afs/ir.stanford.edu/users/a/r/arjuns/work/research/TOR_NN/RESULTS/HILAT/VAL_13.eps

DocID: 141se - View Document

Electronics / Information theory / Network performance / Low latency / Wormhole switching / Network topology / Routing / Channel / Packet switching / Electronic engineering / Telecommunications engineering / Computing

IEEE TRANSACTIONS ON COMPUTERS, VOL. 40, NO. 9, SEPTEMBERExpress Cubes: Improving the Performance of k-ary n-cube Interconnection Networks

DocID: 140S3 - View Document

Routing / Flow control / Network On Chip / Wormhole switching / Throughput / Network switch / Router / Traffic flow / Channel / Network architecture / Computing / Electronic engineering

A DELAY MODEL FOR ROUTER MICROARCHITECTURES GIVEN ROUTER PARAMETERS, THIS DELAY MODEL PRESCRIBES REALISTIC PIPELINES, ENABLING ROUTER ARCHITECTS TO OPTIMIZE NETWORK PERFORMANCE BEFORE BEGINNING ACTUAL DETAILED DESIGN.

DocID: 13VsZ - View Document