Back to Results
First PageMeta Content
Routing / Flow control / Network On Chip / Wormhole switching / Throughput / Network switch / Router / Traffic flow / Channel / Network architecture / Computing / Electronic engineering


A DELAY MODEL FOR ROUTER MICROARCHITECTURES GIVEN ROUTER PARAMETERS, THIS DELAY MODEL PRESCRIBES REALISTIC PIPELINES, ENABLING ROUTER ARCHITECTS TO OPTIMIZE NETWORK PERFORMANCE BEFORE BEGINNING ACTUAL DETAILED DESIGN.
Add to Reading List

Document Date: 2005-12-01 13:38:04


Open Document

File Size: 452,78 KB

Share Result on Facebook
UPDATE