<--- Back to Details
| First Page | Document Content | |
|---|---|---|
 Date: 2009-12-16 19:04:56Digital electronics Electronic design And-inverter graph Field-programmable gate array Logic synthesis Static timing analysis Placement Logic optimization Propagation delay Electronic engineering Electronic design automation Formal methods |
Add to Reading List |
Microsoft Word - fpga061s-mishchenko1.doc | Microsoft Word - speedup10.docDocID: O7jr - View Document |
| Scalable Logic Synthesis using a Simple Circuit Structure Alan Mishchenko Robert Brayton EECS Department, University of California, Berkeley, CA 94720DocID: O4NK - View Document |
| Microsoft Word - power18.docDocID: O4L0 - View Document |
| Verification after Synthesis Alan Mishchenko Robert Brayton Department of EECSDocID: O4H3 - View Document |
| Integrating Logic Synthesis, Technology Mapping, and Retiming Alan Mishchenko Satrajit Chatterjee Robert BraytonDocID: O3JU - View Document |