<--- Back to Details
First PageDocument Content
SystemC / Logic simulation / Simulation / Full system simulator / Transaction-level modeling / Catapult C / Electronic engineering / Digital electronics / Electronic design automation
Date: 2010-01-19 06:22:13
SystemC
Logic simulation
Simulation
Full system simulator
Transaction-level modeling
Catapult C
Electronic engineering
Digital electronics
Electronic design automation

Add to Reading List

Source URL: www.irisa.fr

Download Document from Source Website

File Size: 1,47 MB

Share Document on Facebook

Similar Documents

Electronic engineering / Electronic design automation / Digital electronics / SystemC / Electronic system-level design and verification / Embedded system / Composability / Transaction-level modeling / VisualSim Architect

An Environment for Dynamic Component Composition for Efficient Co-Design

DocID: 1qIRH - View Document

Software / Computing / Data management / Relational database management systems / Database management systems / SQL / Data modeling / IBM Informix / Database / Column / Online transaction processing / Hierarchical and recursive queries in SQL

Informix Dynamic ServerFundamentals Exam 555 certification preparation, Part 1: IDS planning and installation Skill Level: Intermediate Jeffrey S. Bohm () Software Engineer

DocID: 1qrov - View Document

Hardware verification languages / Hardware description languages / SystemVerilog / Electronic design automation / Logic design / E / Bus Functional Model / Verilog / Mentor Graphics / Transaction-level modeling / Reference Verification Methodology

A concise guide to VMM Verification Methodology Version 1.2 VMM is available for free download at www.vmmcentral.org VMM Golden Reference Guide First Edition, January 2010 Copyright © 2010 by Doulos Ltd. All rights res

DocID: 1ooUj - View Document

SystemC / Transaction-level modeling / Network switch / Routing / Fault-tolerant system / Transmission Control Protocol / Electronic engineering / Electronic design automation / Network On Chip

High-level Analysis for Reconfiguration of a Fault Tolerant Mesh-based NoC Architecture Using Transaction Level Modeling Homa Alemzadeh1, Fatemeh Refan1, Paolo Prinetto2, Zainalabedin Navabi1 1 CAD Research Laboratory

DocID: 198SH - View Document

SystemC / Transaction-level modeling / Orders of magnitude / Audio power / PW / International Space Station / Spaceflight / Electronic engineering / Power

MY Yasin, C Koch-Hofer, Pascal Vivet, DJ Greaves . TLM Power 3.0 (CBG) User Manual Version: CBG 3.2 Alpha DRAFT MANUAL - UPDATED 1Q2015 - Rev f

DocID: 18bOM - View Document