First Page | Document Content | |
---|---|---|
![]() Date: 2012-09-13 11:02:22Control register Interrupt descriptor table Task state segment CPUID Global Descriptor Table Protected mode Processor register 64-bit Context switch Computer architecture X86 architecture X86 | Source URL: support.amd.comDownload Document from Source WebsiteShare Document on Facebook |