<--- Back to Details
First PageDocument Content
Computer architecture / Computing / Computer engineering / GPGPU / Parallel computing / Graphics hardware / Coprocessors / Application-specific integrated circuits / Graphics processing unit / Single instruction /  multiple threads / Advanced Micro Devices / Central processing unit
Date: 2016-09-28 19:55:06
Computer architecture
Computing
Computer engineering
GPGPU
Parallel computing
Graphics hardware
Coprocessors
Application-specific integrated circuits
Graphics processing unit
Single instruction
multiple threads
Advanced Micro Devices
Central processing unit

Native Offload of Haskell Repa Programs to Integrated GPUs Hai (Paul) Liu with Laurence Day, Neal Glew, Todd Anderson, Rajkishore Barik Intel Labs. September 28, 2016

Add to Reading List

Source URL: thev.net

Download Document from Source Website

File Size: 1,36 MB

Share Document on Facebook

Similar Documents

Object Support in an Array-Based GPGPU Extension for Ruby Matthias Springer Hidehiko Masuhara  Department of Mathematical and Computing Sciences, Tokyo Institute of Technology, Japan

Object Support in an Array-Based GPGPU Extension for Ruby Matthias Springer Hidehiko Masuhara Department of Mathematical and Computing Sciences, Tokyo Institute of Technology, Japan

DocID: 1xV2l - View Document

45 Introduction to GPGPU for AI Conan Bourke and Tomasz Bednarz 45.1	 45.2

45 Introduction to GPGPU for AI Conan Bourke and Tomasz Bednarz 45.1 45.2

DocID: 1v5LF - View Document

Fast GPGPU Based Quadtree Construction Joshua Gluck Advisor: Andrew Danner May 1, 2014 Abstract We introduce a method for fast quadtree construction on the Graphics Processing

Fast GPGPU Based Quadtree Construction Joshua Gluck Advisor: Andrew Danner May 1, 2014 Abstract We introduce a method for fast quadtree construction on the Graphics Processing

DocID: 1tLKy - View Document

OWL: Cooperative Thread Array Aware Scheduling Techniques for Improving GPGPU Performance Adwait Jog† Onur Kayiran† Mahmut T. Kandemir†

OWL: Cooperative Thread Array Aware Scheduling Techniques for Improving GPGPU Performance Adwait Jog† Onur Kayiran† Mahmut T. Kandemir†

DocID: 1tLqi - View Document

Specification and verification of GPGPU programs Stefan Blom, Marieke Huisman and Matej Mihelˇci´c University of Twente, Enschede, The Netherlands {s.c.c.blom,m.huisman}@utwente.nl November 8, 2013

Specification and verification of GPGPU programs Stefan Blom, Marieke Huisman and Matej Mihelˇci´c University of Twente, Enschede, The Netherlands {s.c.c.blom,m.huisman}@utwente.nl November 8, 2013

DocID: 1tqg6 - View Document