Instruction set - Document - PDFSEARCH.IO

First Page		Document Content
Date: 2006-12-21 09:47:06 Central processing unit Instruction set architectures ARM architecture BlackBerry XScale Intel Core CPU cache Microprocessor Coprocessor Computer architecture Computer hardware Computing		Add to Reading List Source URL: www.a4com.de Download Document from Source Website File Size: 34,30 KB Share Document on Facebook

	Lightweight Coprocessor for Koblitz Curves: 283-bit ECC Including Scalar Conversion with only 4300 Gates S. Sinha Roy, , I. Verbauwhede DocID: 1v6qQ - View Document
	Exploring Energy Scalability in Coprocessor-Dominated Architectures for Dark Silicon QIAOSHI ZHENG, University of California, San Diego and Northwestern Polytechnical University, China NATHAN GOULDING-HOTTA, SCOTT RICKE DocID: 1tLui - View Document
	Cell GC: Using the Cell Synergistic Processor as a Garbage Collection Coprocessor DocID: 1rWnq - View Document
	Data-Aware Task Scheduling on Multi-Accelerator based Platforms C´edric Augonnet, J´erˆome Clet-Ortega, Samuel Thibault, Raymond Namyst To cite this version: C´edric Augonnet, J´erˆome Clet-Ortega, Samuel Thibault, DocID: 1rhfr - View Document