Datasheet CustomSim High-performance, high-capacity FastSPICE simulation Overview

First Page		Document Content
Date: 2015-02-18 14:15:51 Electronic circuit simulation SPICE Synopsys Power network design Logic simulation Verilog Static timing analysis Reliability engineering Silvaco Electronic engineering Digital electronics Electronic design automation		Datasheet CustomSim High-performance, high-capacity FastSPICE simulation Overview Add to Reading List Source URL: www.synopsys.com Download Document from Source Website File Size: 269,45 KB Share Document on Facebook

	Application Note Creating Netlists for Harmony Mixed-Signal Simulations Introduction DocID: 1lW0b - View Document
	InVar Reliability Analysis Overview Silvaco delivers a suite of tools devised for accurate and effective analysis of designs ranging from block level to chip level. The patented concurrent methodologies provide users the DocID: 1lFBw - View Document
	Application Note HiSIM_HV Single Geometry Parameter Extraction with Automated UTMOST-IV Optimization Introduction DocID: 1lnM4 - View Document
	Application Note Physical 3D Single Event Upset Simulation of a SRAM Cell with VICTORY and SmartSpice SEE Introduction DocID: 1lhzt - View Document
	Application Note SmartSpice Circuit Design Using Local and Global Optimization Introduction The SmartSpice optimizer capability performs variable DocID: 1lbIF - View Document