<--- Back to Details
First PageDocument Content
Central processing unit / Computer architecture / Cache / Computer engineering / CPU cache / Parallel computing / Memory hierarchy / Multi-core processor / Scratchpad memory / Computer hardware / Computing / Computer memory
Date: 2006-11-28 23:13:43
Central processing unit
Computer architecture
Cache
Computer engineering
CPU cache
Parallel computing
Memory hierarchy
Multi-core processor
Scratchpad memory
Computer hardware
Computing
Computer memory

Microsoft PowerPoint - Sequoia-Cell.ppt

Add to Reading List

Source URL: graphics.stanford.edu

Download Document from Source Website

File Size: 104,77 KB

Share Document on Facebook

Similar Documents

Unit 3: Architecture, the Memory Hierarchy, and Caching •  Learning Objectives (unit) •  Leverage caching to overcome the differences in performance available at different levels of the memory hierarchy.

DocID: 1v50l - View Document

Memory Hierarchy for Web Search Grant Ayers* Stanford University Jung Ho Ahn*

DocID: 1tNl9 - View Document

MASK: Redesigning the GPU Memory Hierarchy to Support Multi-Application Concurrency Rachata Ausavarungnirun1 Vance Miller2 Joshua Landgraf2 3

DocID: 1tLjk - View Document

Improving Memory Hierarchy Performance for Irregular Applications Using Data and Computation Reorderings* John Mellor-Crummey†, David Whalley‡, Ken Kennedy† † Department of Computer Science, MS 132 Rice Universit

DocID: 1tKci - View Document