First Page | Document Content | |
---|---|---|
![]() Date: 2013-11-01 16:14:30X86 Interrupt descriptor table Task state segment Global Descriptor Table Protected mode CPUID Processor register Context switch INT Computer architecture X86 architecture Control register | Add to Reading List |