<--- Back to Details
| First Page | Document Content | |
|---|---|---|
 Date: 2010-09-08 17:13:04Electronics Field-programmable gate array Multi-core processor James Hoe Reduced instruction set computing Clock rate Electronic engineering Computing Computer architecture |
Add to Reading List |
RAMPing Down Chuck Thacker Microsoft Research August 2010 | Introduction to ASICs ni logic Pvt. Ltd., Pune The Wonderful World of Silicon About every two years, the number of transistors on a CMOS silicon chip doubles and the clock speed doubles… ..This rate of improvement wilDocID: 1uK51 - View Document |
| a FEATURES 125 MHz Clock Rate On-Chip High Performance DAC and High Speed Comparator DAC SFDR > 50 dB @ 40 MHz A OUTDocID: 1t56R - View Document |
| Measurement and interpretation of micro benchmark and application energy use on the Cray XC30 Brian Austin, and Nicholas J. Wright ⇤DocID: 1qZ4o - View Document |
| Vertech Page 1 BUTTONS VERTECH Wrist InstrumentDocID: 1qXuz - View Document |