28nm (Titan) Test Chip Schedule

First Page		Document Content
Date: 2013-07-28 00:21:40 Discrete mathematics OSI protocols Information Forward error correction Error floor 10 Gigabit Ethernet Noisy-channel coding theorem IEEE 802.3 Error detection and correction Coding theory Low-density parity-check code		28nm (Titan) Test Chip Schedule Add to Reading List Source URL: www.hotchips.org Download Document from Source Website File Size: 446,67 KB Share Document on Facebook

	GPU-based DVB-S2 LDPC decoder with high throughput and fast error floor detection G. Falcao, J. Andrade, V. Silva and L. Sousa A new strategy is proposed for implementing computationally intensive high-throughput decoder DocID: 1u3A9 - View Document
	NOLTA, IEICE Paper Verified sharp bounds for the real gamma function over the entire floating-point range DocID: 1pwyk - View Document
	Intersected low-density parity-check and convolutional codes Edward A. Ratzer Cavendish Laboratory, University of Cambridge Madingley Road, Cambridge CB3 0HE Abstract DocID: 1pr57 - View Document
	Marker codes for channels with insertions and deletions Edward A. Ratzer Cavendish Laboratory, University of Cambridge, Madingley Road, Cambridge CB3 0HE, UK Phone: +337238, Fax: +E-mail: e DocID: 1oW4s - View Document
	Verifying Relative Error Bounds using Symbolic Simulation Jesse Bingham and Joe Leslie-Hurd Intel Corporation, Hillsboro, U.S.A DocID: 1apEa - View Document