<--- Back to Details
First PageDocument Content
Energy conservation / Digital electronics / Electronic design automation / Electric power / Power gating / Dynamic voltage scaling / Power management / Qualcomm / Program optimization / Electronic engineering / Electronics / Electromagnetism
Date: 2010-03-03 14:03:36
Energy conservation
Digital electronics
Electronic design automation
Electric power
Power gating
Dynamic voltage scaling
Power management
Qualcomm
Program optimization
Electronic engineering
Electronics
Electromagnetism

ECE 260B - CSE241A VLSI Digital Circuits

Add to Reading List

Source URL: cseweb.ucsd.edu

Download Document from Source Website

File Size: 388,00 KB

Share Document on Facebook

Similar Documents

Power Reduction Through RTL Clock Gating By Frank Emnett and Mark Biegel Automotive Integrated Electronics Corporation

DocID: 1sYa9 - View Document

Digital electronics / Electronic engineering / Electronic design automation / Electrical engineering / Clock signal / Digital systems / Clock gating / Energy conservation / Gating / Clock / Flip-flop / Power optimization

IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, VOL. 22, NO. 4, APRILDesign Flow for Flip-Flop Grouping in Data-Driven Clock Gating

DocID: 1loEA - View Document

#010 Gating device utilizing fluid pressure type engine Disaster prevention device that does not need a power • • •

DocID: 1k3Ct - View Document

Computing / Energy conservation / Dynamic voltage scaling / Clock gating / Thermal management of electronic devices and systems / GeForce 4 Series / Multi-core processor / Central processing unit / Low-power electronics / Computer hardware / Electronic engineering / Clock signal

Temperature-Aware GPU Design Jeremy W. Sheaffer, Kevin Skadron, and David P. Luebke University of Virginia Dept. of Computer Science {jws9c, skadron, luebke}@cs.virginia.edu The Need for Temperature-Aware Design

DocID: 1geTg - View Document

Technology / Power gating / MOSFET / Dynamic random-access memory / Random-access memory / Transistor / Inverter / Static random-access memory / Computer memory / Electrical engineering / Electronic engineering

Energy Efficient Power Gating Architecture using NV-SRAM & NV-FF Associate Prof. Satoshi SUGAHARA (Tokyo Institute of Technology) 1. Abstract A new power-gating architecture using non-volatile SRAM (NV-SRAM) and non-vola

DocID: 1aHDJ - View Document