<--- Back to Details
First PageDocument Content
Parallel computing / Dataflow / Instruction-level parallelism / Multi-core processor / Microarchitecture / Compiler / Central processing unit / Granularity / Computer architecture / Computing / Computer engineering
Date: 2014-04-23 02:19:41
Parallel computing
Dataflow
Instruction-level parallelism
Multi-core processor
Microarchitecture
Compiler
Central processing unit
Granularity
Computer architecture
Computing
Computer engineering

A Coarse Grained Reconfigurable Architecture Framework supporting Macro-Dataflow Execution

Add to Reading List

Source URL: etd.ncsi.iisc.ernet.in

Download Document from Source Website

File Size: 117,52 KB

Share Document on Facebook

Similar Documents

Computing / Digital electronics / Fabless semiconductor companies / Electrical engineering / Electronic engineering / Integrated circuit / MIPS Technologies / MIPS architecture processors / Processor design / Vinod Dham / Motorola

Our Mission: To use our unique, proven design tools and a simple, green architecture to develop and market fine granularity, low-power solutions for problems difficult to solve using conventional technology.

DocID: 1xV6Y - View Document

Measures of Specificity Used in the Principle of Justifiable Granularity: A Theoretical Explanation of Empirically Optimal Selections Olga Kosheleva and Vladik Kreinovich University of Texas at El Paso 500 W. University

DocID: 1vbcz - View Document

Reasoning at the Right Time Granularity Suchi Saria Uri Nodelman Daphne Koller

DocID: 1uthU - View Document

An I-vector Based Approach to Compact Multi-Granularity Topic Spaces Representation of Textual Documents Mohamed Morchid† , Mohamed Bouallegue† , Richard Dufour† , Georges Linar`es† , Driss Matrouf† and Renato

DocID: 1ugZj - View Document

Multiple Granularity Online Control of Cloudlet Networks for Edge Computing Lei Jiao1 , Lingjun Pu2,3 , Lin Wang4 , Xiaojun Lin5 , Jun Li1 1 University of Oregon, USA 2 Nankai University, China

DocID: 1u46f - View Document