<--- Back to Details
First PageDocument Content
Computing / Concurrent computing / Parallel computing / Computer memory / Computer architecture / Microprocessors / Electronic design automation / Network on a chip / Transactional memory / Multi-core processor / Very long instruction word / Multiprocessing
Date: 2008-07-22 08:11:16
Computing
Concurrent computing
Parallel computing
Computer memory
Computer architecture
Microprocessors
Electronic design automation
Network on a chip
Transactional memory
Multi-core processor
Very long instruction word
Multiprocessing

Microsoft Word - MEDEA2008-cfp_allineato.doc

Add to Reading List

Source URL: garga.iet.unipi.it

Download Document from Source Website

File Size: 109,13 KB

Share Document on Facebook

Similar Documents

Concurrency control / Transaction processing / Computing / Data management / System software / Transactional memory / Benchmark / Lock / Parallel computing / Linearizability / Consistency model

ARCHITECTURES FOR TRANSACTIONAL MEMORY A DISSERTATION SUBMITTED TO THE DEPARTMENT OF COMPUTER SCIENCE AND THE COMMITTEE ON GRADUATE STUDIES OF STANFORD UNIVERSITY

DocID: 1xUpu - View Document

Transaction processing / Computing / Data management / Data / Concurrency control / Nested transaction / Database transaction / Software transactional memory / Atomicity / Transactional memory / Isolation / Linearizability

Architectural Semantics for Practical Transactional Memory

DocID: 1xTkJ - View Document

A Case for Using Value Prediction to Improve Performance of Transactional Memory Salil Pant Gregory Byrd

DocID: 1uvpi - View Document

2008 Ninth International Conference on Parallel and Distributed Computing, Applications and Technologies Exploring the Emerging Applications for Transactional Memory Jiaqi Zhang

DocID: 1tTyd - View Document

Memory Management for Concurrent Data Structures on Hardware Transactional Memory Peter Pirkelbauer Amalee Wilson

DocID: 1tMZh - View Document