<--- Back to Details
First PageDocument Content
Parallel computing / Microprocessors / Compiler optimizations / Classes of computers / Microarchitecture / Instruction-level parallelism / Central processing unit / Multi-core processor / Instruction scheduling / Computing / Computer architecture / Concurrent computing
Date: 2009-01-05 17:37:43
Parallel computing
Microprocessors
Compiler optimizations
Classes of computers
Microarchitecture
Instruction-level parallelism
Central processing unit
Multi-core processor
Instruction scheduling
Computing
Computer architecture
Concurrent computing

ECE 554: Computer Architecture IN OUT Concepts:

Add to Reading List

Source URL: www.engr.colostate.edu

Download Document from Source Website

File Size: 17,42 KB

Share Document on Facebook

Similar Documents

DCC888 – Instruction Level Parallelism Name: 1

DocID: 1uAnP - View Document

RICE UNIVERSITY Exploiting Instruction-Level Parallelism for Memory System Performance by Vijay S. Pai

DocID: 1t1wH - View Document

Parallel computing / Central processing unit / Microprocessors / Instruction set architectures / Classes of computers / Bit-level parallelism / Reduced instruction set computing / Instruction-level parallelism / 64-bit computing / Instruction set / Very long instruction word / Microarchitecture

Advanced Parallel Architecture Lesson 2 Annalisa Massini Introduction

DocID: 1pv4j - View Document

Cache / Central processing unit / Computer memory / Computer architecture / Parallel computing / CPU cache / Locality of reference / Benchmark / Microarchitecture / Instruction set / Instruction-level parallelism / Draft:Cache memory

Insight into Application Performance Using Application-Dependent Characteristics Waleed Alkohlani1 , Jeanine Cook2 , and Nafiul Siddique1 1 Klipsch School of Electrical and Computer Engineering,

DocID: 1oxIu - View Document

Parallel computing / Guang Gao / Computer architecture / Software pipelining / Symposium on Parallelism in Algorithms and Architectures / Superscalar processor / Dataflow architecture / Instruction-level parallelism / Data-intensive computing / XPL / Rock / Josh Fisher

DOC Document

DocID: 1onmV - View Document